Skip to content

O
OpenXG-RAN
Commit ec98cd2f authored by imad's avatar imad Committed by Robert Schmidt
Browse files
Options

Limit to 1 DL/1 UL slot

parent 9fd49e04
Show whitespace changes
Inline Side-by-side
Showing with 2 additions and 3 deletions
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler.c
View file @ ec98cd2f
...@@ -368,9 +368,8 @@ void gNB_dlsch_ulsch_scheduler(module_id_t module_idP, ...@@ -368,9 +368,8 @@ void gNB_dlsch_ulsch_scheduler(module_id_t module_idP,
} }
#define BIT(x) (1 << (x)) #define BIT(x) (1 << (x))
const uint64_t dlsch_in_slot_bitmap = BIT( 1) | BIT( 2) | BIT( 3) | BIT( 4) | BIT( 5) | BIT( 6) const uint64_t dlsch_in_slot_bitmap = BIT( 1);
| BIT(11) | BIT(12) | BIT(13) | BIT(14) | BIT(15) | BIT(16); const uint64_t ulsch_in_slot_bitmap = BIT( 8);
const uint64_t ulsch_in_slot_bitmap = BIT( 8) | BIT(18);
memset(RC.nrmac[module_idP]->cce_list[bwp_id][0],0,MAX_NUM_CCE*sizeof(int)); // coreset0 memset(RC.nrmac[module_idP]->cce_list[bwp_id][0],0,MAX_NUM_CCE*sizeof(int)); // coreset0
memset(RC.nrmac[module_idP]->cce_list[bwp_id][1],0,MAX_NUM_CCE*sizeof(int)); // coresetid 1 memset(RC.nrmac[module_idP]->cce_list[bwp_id][1],0,MAX_NUM_CCE*sizeof(int)); // coresetid 1
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment