Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG UE
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Michael Black
OpenXG UE
Commits
a3cef84a
Commit
a3cef84a
authored
Oct 10, 2017
by
Cedric Roux
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
bugfix: fix tpc on pusch (maybe not the end of the story)
parent
4c115fdd
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
3 additions
and
4 deletions
+3
-4
openair2/LAYER2/MAC/defs.h
openair2/LAYER2/MAC/defs.h
+0
-1
openair2/LAYER2/MAC/eNB_scheduler_ulsch.c
openair2/LAYER2/MAC/eNB_scheduler_ulsch.c
+3
-3
No files found.
openair2/LAYER2/MAC/defs.h
View file @
a3cef84a
...
@@ -806,7 +806,6 @@ typedef struct {
...
@@ -806,7 +806,6 @@ typedef struct {
unsigned
char
rballoc_sub_UE
[
MAX_NUM_CCs
][
N_RBG_MAX
];
unsigned
char
rballoc_sub_UE
[
MAX_NUM_CCs
][
N_RBG_MAX
];
uint16_t
ta_timer
;
uint16_t
ta_timer
;
int16_t
ta_update
;
int16_t
ta_update
;
uint8_t
ul_cqi
;
uint16_t
ul_consecutive_errors
;
uint16_t
ul_consecutive_errors
;
int32_t
context_active_timer
;
int32_t
context_active_timer
;
int32_t
cqi_req_timer
;
int32_t
cqi_req_timer
;
...
...
openair2/LAYER2/MAC/eNB_scheduler_ulsch.c
View file @
a3cef84a
...
@@ -118,7 +118,7 @@ void rx_sdu(const module_id_t enb_mod_idP,
...
@@ -118,7 +118,7 @@ void rx_sdu(const module_id_t enb_mod_idP,
/* don't take into account TA if timer is running */
/* don't take into account TA if timer is running */
if
(
UE_list
->
UE_sched_ctrl
[
UE_id
].
ta_timer
==
0
)
if
(
UE_list
->
UE_sched_ctrl
[
UE_id
].
ta_timer
==
0
)
UE_list
->
UE_sched_ctrl
[
UE_id
].
ta_update
=
timing_advance
;
UE_list
->
UE_sched_ctrl
[
UE_id
].
ta_update
=
timing_advance
;
UE_list
->
UE_sched_ctrl
[
UE_id
].
ul_cqi
=
ul_cqi
;
UE_list
->
UE_sched_ctrl
[
UE_id
].
pusch_snr
[
CC_idP
]
=
ul_cqi
;
UE_list
->
UE_sched_ctrl
[
UE_id
].
ul_consecutive_errors
=
0
;
UE_list
->
UE_sched_ctrl
[
UE_id
].
ul_consecutive_errors
=
0
;
first_rb
=
UE_list
->
UE_template
[
CC_idP
][
UE_id
].
first_rb_ul
[
harq_pid
];
first_rb
=
UE_list
->
UE_template
[
CC_idP
][
UE_id
].
first_rb_ul
[
harq_pid
];
...
@@ -1006,7 +1006,7 @@ abort();
...
@@ -1006,7 +1006,7 @@ abort();
// this is the normalized RX power and this should be constant (regardless of mcs
// this is the normalized RX power and this should be constant (regardless of mcs
normalized_rx_power
=
UE_sched_ctrl
->
pusch_snr
[
CC_id
];
normalized_rx_power
=
UE_sched_ctrl
->
pusch_snr
[
CC_id
];
target_rx_power
=
20
;
target_rx_power
=
20
0
;
// this assumes accumulated tpc
// this assumes accumulated tpc
// make sure that we are only sending a tpc update once a frame, otherwise the control loop will freak out
// make sure that we are only sending a tpc update once a frame, otherwise the control loop will freak out
...
@@ -1028,7 +1028,7 @@ abort();
...
@@ -1028,7 +1028,7 @@ abort();
}
else
{
}
else
{
tpc
=
1
;
//0
tpc
=
1
;
//0
}
}
tpc
=
1
;
//
tpc = 1;
if
(
tpc
!=
1
)
{
if
(
tpc
!=
1
)
{
LOG_D
(
MAC
,
"[eNB %d] ULSCH scheduler: frame %d, subframe %d, harq_pid %d, tpc %d, accumulated %d, normalized/target rx power %d/%d
\n
"
,
LOG_D
(
MAC
,
"[eNB %d] ULSCH scheduler: frame %d, subframe %d, harq_pid %d, tpc %d, accumulated %d, normalized/target rx power %d/%d
\n
"
,
module_idP
,
frameP
,
subframeP
,
harq_pid
,
tpc
,
module_idP
,
frameP
,
subframeP
,
harq_pid
,
tpc
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment