Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
zzha zzha
OpenXG-RAN
Commits
8b1f4242
Commit
8b1f4242
authored
Sep 26, 2023
by
Quency Lin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Refactor: 16QAM LLR 128 SIMDe assign
parent
e8bcd188
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
11 deletions
+4
-11
openair1/PHY/NR_TRANSPORT/nr_ulsch_llr_computation.c
openair1/PHY/NR_TRANSPORT/nr_ulsch_llr_computation.c
+4
-11
No files found.
openair1/PHY/NR_TRANSPORT/nr_ulsch_llr_computation.c
View file @
8b1f4242
...
...
@@ -69,8 +69,7 @@ void nr_ulsch_16qam_llr(int32_t *rxdataF_comp,
#ifdef USE_128BIT
simde__m128i
*
rxF
=
(
simde__m128i
*
)
rxdataF_comp
;
simde__m128i
*
ch_mag
;
simde__m128i
llr128
[
2
];
simde__m64
*
llr64
=
(
simde__m64
*
)
ulsch_llr
;
simde__m128i
*
ulsch_llr_128
=
(
simde__m128i
*
)
ulsch_llr
;
int
i
;
int
nb_rb
=
nb_re
/
NR_NB_SC_PER_RB
;
int
off
=
((
nb_rb
&
1
)
==
1
)
?
4
:
0
;
...
...
@@ -84,15 +83,9 @@ void nr_ulsch_16qam_llr(int32_t *rxdataF_comp,
simde__m128i
xmm0
=
simde_mm_abs_epi16
(
rxF
[
i
]);
// registers of even index in xmm0-> |y_R|, registers of odd index in xmm0-> |y_I|
xmm0
=
simde_mm_subs_epi16
(
ch_mag
[
i
],
xmm0
);
// registers of even index in xmm0-> |y_R|-|h|^2, registers of odd index in xmm0-> |y_I|-|h|^2
llr128
[
0
]
=
simde_mm_unpacklo_epi32
(
rxF
[
i
],
xmm0
);
// llr128[0] contains the llrs of the 1st,2nd,5th and 6th REs
llr128
[
1
]
=
simde_mm_unpackhi_epi32
(
rxF
[
i
],
xmm0
);
// llr128[1] contains the llrs of the 3rd, 4th, 7th and 8th REs
llr64
[
0
]
=
(
simde__m64
)
simde_mm_extract_epi64
(
llr128
[
0
],
0
);
// llr32[0] low 16 bits-> y_R, high 16 bits-> y_I
llr64
[
1
]
=
(
simde__m64
)
simde_mm_extract_epi64
(
llr128
[
0
],
1
);
// llr32[2] low 16 bits-> y_R, high 16 bits-> y_I
llr64
[
2
]
=
(
simde__m64
)
simde_mm_extract_epi64
(
llr128
[
1
],
0
);
// llr32[4] low 16 bits-> y_R, high 16 bits-> y_I
llr64
[
3
]
=
(
simde__m64
)
simde_mm_extract_epi64
(
llr128
[
1
],
1
);
// llr32[6] low 16 bits-> y_R, high 16 bits-> y_I
llr64
+=
4
;
ulsch_llr_128
[
0
]
=
simde_mm_unpacklo_epi32
(
rxF
[
i
],
xmm0
);
// llr128[0] contains the llrs of the 1st,2nd,5th and 6th REs
ulsch_llr_128
[
1
]
=
simde_mm_unpackhi_epi32
(
rxF
[
i
],
xmm0
);
// llr128[1] contains the llrs of the 3rd, 4th, 7th and 8th REs
ulsch_llr_128
+=
2
;
}
#else
simde__m256i
*
rxF_256
=
(
simde__m256i
*
)
rxdataF_comp
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment