Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
zzha zzha
OpenXG-RAN
Commits
91f8f887
Commit
91f8f887
authored
Jan 09, 2023
by
francescomani
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
remove pdcch_config from dci_size function
parent
b4675c10
Changes
4
Show whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
11 additions
and
24 deletions
+11
-24
openair2/LAYER2/NR_MAC_COMMON/nr_mac_common.c
openair2/LAYER2/NR_MAC_COMMON/nr_mac_common.c
+4
-17
openair2/LAYER2/NR_MAC_COMMON/nr_mac_common.h
openair2/LAYER2/NR_MAC_COMMON/nr_mac_common.h
+1
-1
openair2/LAYER2/NR_MAC_UE/nr_ue_dci_configuration.c
openair2/LAYER2/NR_MAC_UE/nr_ue_dci_configuration.c
+3
-3
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler_primitives.c
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler_primitives.c
+3
-3
No files found.
openair2/LAYER2/NR_MAC_COMMON/nr_mac_common.c
View file @
91f8f887
...
@@ -3163,7 +3163,7 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
...
@@ -3163,7 +3163,7 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
dci_pdu_rel15_t
*
dci_pdu
,
dci_pdu_rel15_t
*
dci_pdu
,
nr_dci_format_t
format
,
nr_dci_format_t
format
,
nr_rnti_type_t
rnti_type
,
nr_rnti_type_t
rnti_type
,
int
controlResourceSetId
,
NR_ControlResourceSet_t
*
coreset
,
int
bwp_id
,
int
bwp_id
,
int
ss_type
,
int
ss_type
,
uint16_t
cset0_bwp_size
,
uint16_t
cset0_bwp_size
,
...
@@ -3180,29 +3180,22 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
...
@@ -3180,29 +3180,22 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
uplinkConfig
=
cg
->
spCellConfig
->
spCellConfigDedicated
->
uplinkConfig
;
uplinkConfig
=
cg
->
spCellConfig
->
spCellConfigDedicated
->
uplinkConfig
;
}
}
const
NR_BWP_DownlinkDedicated_t
*
bwpd
=
NULL
;
const
NR_BWP_UplinkDedicated_t
*
ubwpd
=
NULL
;
const
NR_BWP_UplinkDedicated_t
*
ubwpd
=
NULL
;
const
NR_BWP_UplinkCommon_t
*
ubwpc
=
NULL
;
const
NR_BWP_UplinkCommon_t
*
ubwpc
=
NULL
;
NR_PDSCH_Config_t
*
pdsch_Config
=
DL_BWP
?
DL_BWP
->
pdsch_Config
:
NULL
;
NR_PDSCH_Config_t
*
pdsch_Config
=
DL_BWP
?
DL_BWP
->
pdsch_Config
:
NULL
;
NR_PUSCH_Config_t
*
pusch_Config
=
NULL
;
NR_PUSCH_Config_t
*
pusch_Config
=
NULL
;
NR_PUCCH_Config_t
*
pucch_Config
=
NULL
;
NR_PUCCH_Config_t
*
pucch_Config
=
NULL
;
NR_PDCCH_Config_t
*
pdcch_Config
=
NULL
;
NR_SRS_Config_t
*
srs_config
=
NULL
;
NR_SRS_Config_t
*
srs_config
=
NULL
;
if
(
bwp_id
>
0
)
{
if
(
bwp_id
>
0
)
{
AssertFatal
(
cg
!=
NULL
,
"Cellgroup is null and bwp_id!=0"
);
AssertFatal
(
cg
!=
NULL
,
"Cellgroup is null and bwp_id!=0"
);
bwpd
=
cg
->
spCellConfig
->
spCellConfigDedicated
->
downlinkBWP_ToAddModList
->
list
.
array
[
bwp_id
-
1
]
->
bwp_Dedicated
;
ubwpd
=
uplinkConfig
?
uplinkConfig
->
uplinkBWP_ToAddModList
->
list
.
array
[
bwp_id
-
1
]
->
bwp_Dedicated
:
NULL
;
ubwpd
=
uplinkConfig
?
uplinkConfig
->
uplinkBWP_ToAddModList
->
list
.
array
[
bwp_id
-
1
]
->
bwp_Dedicated
:
NULL
;
ubwpc
=
uplinkConfig
?
uplinkConfig
->
uplinkBWP_ToAddModList
->
list
.
array
[
bwp_id
-
1
]
->
bwp_Common
:
NULL
;
ubwpc
=
uplinkConfig
?
uplinkConfig
->
uplinkBWP_ToAddModList
->
list
.
array
[
bwp_id
-
1
]
->
bwp_Common
:
NULL
;
pdcch_Config
=
(
bwpd
->
pdcch_Config
)
?
bwpd
->
pdcch_Config
->
choice
.
setup
:
NULL
;
pucch_Config
=
(
ubwpd
->
pucch_Config
)
?
ubwpd
->
pucch_Config
->
choice
.
setup
:
NULL
;
pucch_Config
=
(
ubwpd
->
pucch_Config
)
?
ubwpd
->
pucch_Config
->
choice
.
setup
:
NULL
;
pusch_Config
=
(
ubwpd
->
pusch_Config
)
?
ubwpd
->
pusch_Config
->
choice
.
setup
:
NULL
;
pusch_Config
=
(
ubwpd
->
pusch_Config
)
?
ubwpd
->
pusch_Config
->
choice
.
setup
:
NULL
;
srs_config
=
(
ubwpd
->
srs_Config
)
?
ubwpd
->
srs_Config
->
choice
.
setup
:
NULL
;
srs_config
=
(
ubwpd
->
srs_Config
)
?
ubwpd
->
srs_Config
->
choice
.
setup
:
NULL
;
}
else
if
(
cg
)
{
}
else
if
(
cg
)
{
ubwpc
=
initialUplinkBWP
;
ubwpc
=
initialUplinkBWP
;
bwpd
=
cg
->
spCellConfig
&&
cg
->
spCellConfig
->
spCellConfigDedicated
?
cg
->
spCellConfig
->
spCellConfigDedicated
->
initialDownlinkBWP
:
NULL
;
ubwpd
=
uplinkConfig
?
uplinkConfig
->
initialUplinkBWP
:
NULL
;
ubwpd
=
uplinkConfig
?
uplinkConfig
->
initialUplinkBWP
:
NULL
;
pdcch_Config
=
(
bwpd
&&
bwpd
->
pdcch_Config
)
?
bwpd
->
pdcch_Config
->
choice
.
setup
:
NULL
;
pucch_Config
=
(
ubwpd
&&
ubwpd
->
pucch_Config
)
?
ubwpd
->
pucch_Config
->
choice
.
setup
:
NULL
;
pucch_Config
=
(
ubwpd
&&
ubwpd
->
pucch_Config
)
?
ubwpd
->
pucch_Config
->
choice
.
setup
:
NULL
;
pusch_Config
=
(
ubwpd
&&
ubwpd
->
pusch_Config
)
?
ubwpd
->
pusch_Config
->
choice
.
setup
:
NULL
;
pusch_Config
=
(
ubwpd
&&
ubwpd
->
pusch_Config
)
?
ubwpd
->
pusch_Config
->
choice
.
setup
:
NULL
;
srs_config
=
(
ubwpd
&&
ubwpd
->
srs_Config
)
?
ubwpd
->
srs_Config
->
choice
.
setup
:
NULL
;
srs_config
=
(
ubwpd
&&
ubwpd
->
srs_Config
)
?
ubwpd
->
srs_Config
->
choice
.
setup
:
NULL
;
...
@@ -3499,16 +3492,10 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
...
@@ -3499,16 +3492,10 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
size
+=
dci_pdu
->
antenna_ports
.
nbits
;
size
+=
dci_pdu
->
antenna_ports
.
nbits
;
LOG_D
(
NR_MAC
,
"dci_pdu->antenna_ports.nbits %d
\n
"
,
dci_pdu
->
antenna_ports
.
nbits
);
LOG_D
(
NR_MAC
,
"dci_pdu->antenna_ports.nbits %d
\n
"
,
dci_pdu
->
antenna_ports
.
nbits
);
// Tx Config Indication
// Tx Config Indication
for
(
int
i
=
0
;
i
<
pdcch_Config
->
controlResourceSetToAddModList
->
list
.
count
;
i
++
)
{
if
(
coreset
->
tci_PresentInDCI
!=
NULL
)
{
if
(
pdcch_Config
->
controlResourceSetToAddModList
->
list
.
array
[
i
]
->
controlResourceSetId
==
controlResourceSetId
)
{
long
*
isTciEnable
=
pdcch_Config
->
controlResourceSetToAddModList
->
list
.
array
[
i
]
->
tci_PresentInDCI
;
if
(
isTciEnable
!=
NULL
)
{
dci_pdu
->
transmission_configuration_indication
.
nbits
=
3
;
dci_pdu
->
transmission_configuration_indication
.
nbits
=
3
;
size
+=
dci_pdu
->
transmission_configuration_indication
.
nbits
;
size
+=
dci_pdu
->
transmission_configuration_indication
.
nbits
;
}
}
break
;
}
}
// SRS request
// SRS request
if
(
cg
->
spCellConfig
->
spCellConfigDedicated
->
supplementaryUplink
==
NULL
)
if
(
cg
->
spCellConfig
->
spCellConfigDedicated
->
supplementaryUplink
==
NULL
)
dci_pdu
->
srs_request
.
nbits
=
2
;
dci_pdu
->
srs_request
.
nbits
=
2
;
...
...
openair2/LAYER2/NR_MAC_COMMON/nr_mac_common.h
View file @
91f8f887
...
@@ -97,7 +97,7 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
...
@@ -97,7 +97,7 @@ uint16_t nr_dci_size(const NR_BWP_DownlinkCommon_t *initialDownlinkBWP,
dci_pdu_rel15_t
*
dci_pdu
,
dci_pdu_rel15_t
*
dci_pdu
,
nr_dci_format_t
format
,
nr_dci_format_t
format
,
nr_rnti_type_t
rnti_type
,
nr_rnti_type_t
rnti_type
,
int
controlResourceSetId
,
NR_ControlResourceSet_t
*
coreset
,
int
bwp_id
,
int
bwp_id
,
int
ss_type
,
int
ss_type
,
uint16_t
cset0_bwp_size
,
uint16_t
cset0_bwp_size
,
...
...
openair2/LAYER2/NR_MAC_UE/nr_ue_dci_configuration.c
View file @
91f8f887
...
@@ -176,20 +176,20 @@ void config_dci_pdu(NR_UE_MAC_INST_t *mac, fapi_nr_dl_config_dci_dl_pdu_rel15_t
...
@@ -176,20 +176,20 @@ void config_dci_pdu(NR_UE_MAC_INST_t *mac, fapi_nr_dl_config_dci_dl_pdu_rel15_t
alt_size
=
nr_dci_size
(
initialDownlinkBWP
,
initialUplinkBWP
,
alt_size
=
nr_dci_size
(
initialDownlinkBWP
,
initialUplinkBWP
,
current_DL_BWP
,
current_UL_BWP
,
current_DL_BWP
,
current_UL_BWP
,
mac
->
cg
,
&
temp_pdu
,
mac
->
cg
,
&
temp_pdu
,
NR_UL_DCI_FORMAT_0_0
,
rnti_type
,
coreset
_id
,
dl_bwp_id
,
NR_UL_DCI_FORMAT_0_0
,
rnti_type
,
coreset
,
dl_bwp_id
,
ss
->
searchSpaceType
->
present
,
mac
->
type0_PDCCH_CSS_config
.
num_rbs
,
0
);
ss
->
searchSpaceType
->
present
,
mac
->
type0_PDCCH_CSS_config
.
num_rbs
,
0
);
if
(
dci_format
==
NR_UL_DCI_FORMAT_0_0
)
if
(
dci_format
==
NR_UL_DCI_FORMAT_0_0
)
alt_size
=
nr_dci_size
(
initialDownlinkBWP
,
initialUplinkBWP
,
alt_size
=
nr_dci_size
(
initialDownlinkBWP
,
initialUplinkBWP
,
current_DL_BWP
,
current_UL_BWP
,
current_DL_BWP
,
current_UL_BWP
,
mac
->
cg
,
&
temp_pdu
,
mac
->
cg
,
&
temp_pdu
,
NR_DL_DCI_FORMAT_1_0
,
rnti_type
,
coreset
_id
,
dl_bwp_id
,
NR_DL_DCI_FORMAT_1_0
,
rnti_type
,
coreset
,
dl_bwp_id
,
ss
->
searchSpaceType
->
present
,
mac
->
type0_PDCCH_CSS_config
.
num_rbs
,
0
);
ss
->
searchSpaceType
->
present
,
mac
->
type0_PDCCH_CSS_config
.
num_rbs
,
0
);
}
}
rel15
->
dci_length_options
[
i
]
=
nr_dci_size
(
initialDownlinkBWP
,
initialUplinkBWP
,
rel15
->
dci_length_options
[
i
]
=
nr_dci_size
(
initialDownlinkBWP
,
initialUplinkBWP
,
current_DL_BWP
,
current_UL_BWP
,
current_DL_BWP
,
current_UL_BWP
,
mac
->
cg
,
&
mac
->
def_dci_pdu_rel15
[
dci_format
],
mac
->
cg
,
&
mac
->
def_dci_pdu_rel15
[
dci_format
],
dci_format
,
NR_RNTI_TC
,
coreset
_id
,
dl_bwp_id
,
dci_format
,
NR_RNTI_TC
,
coreset
,
dl_bwp_id
,
ss
->
searchSpaceType
->
present
,
mac
->
type0_PDCCH_CSS_config
.
num_rbs
,
alt_size
);
ss
->
searchSpaceType
->
present
,
mac
->
type0_PDCCH_CSS_config
.
num_rbs
,
alt_size
);
rel15
->
BWPStart
=
coreset_id
==
0
?
mac
->
type0_PDCCH_CSS_config
.
cset_start_rb
:
current_DL_BWP
->
BWPStart
;
rel15
->
BWPStart
=
coreset_id
==
0
?
mac
->
type0_PDCCH_CSS_config
.
cset_start_rb
:
current_DL_BWP
->
BWPStart
;
...
...
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler_primitives.c
View file @
91f8f887
...
@@ -1194,14 +1194,14 @@ void fill_dci_pdu_rel15(const NR_ServingCellConfigCommon_t *scc,
...
@@ -1194,14 +1194,14 @@ void fill_dci_pdu_rel15(const NR_ServingCellConfigCommon_t *scc,
scc
->
uplinkConfigCommon
->
initialUplinkBWP
,
scc
->
uplinkConfigCommon
->
initialUplinkBWP
,
current_DL_BWP
,
current_UL_BWP
,
current_DL_BWP
,
current_UL_BWP
,
CellGroup
,
&
temp_pdu
,
NR_UL_DCI_FORMAT_0_0
,
rnti_type
,
CellGroup
,
&
temp_pdu
,
NR_UL_DCI_FORMAT_0_0
,
rnti_type
,
co
ntrolResourceSetId
,
bwp_id
,
ss
->
searchSpaceType
->
present
,
cset0_bwp_size
,
0
);
co
reset
,
bwp_id
,
ss
->
searchSpaceType
->
present
,
cset0_bwp_size
,
0
);
if
(
dci_format
==
NR_UL_DCI_FORMAT_0_0
)
if
(
dci_format
==
NR_UL_DCI_FORMAT_0_0
)
alt_size
=
nr_dci_size
(
scc
->
downlinkConfigCommon
->
initialDownlinkBWP
,
alt_size
=
nr_dci_size
(
scc
->
downlinkConfigCommon
->
initialDownlinkBWP
,
scc
->
uplinkConfigCommon
->
initialUplinkBWP
,
scc
->
uplinkConfigCommon
->
initialUplinkBWP
,
current_DL_BWP
,
current_UL_BWP
,
current_DL_BWP
,
current_UL_BWP
,
CellGroup
,
&
temp_pdu
,
NR_DL_DCI_FORMAT_1_0
,
rnti_type
,
CellGroup
,
&
temp_pdu
,
NR_DL_DCI_FORMAT_1_0
,
rnti_type
,
co
ntrolResourceSetId
,
bwp_id
,
ss
->
searchSpaceType
->
present
,
cset0_bwp_size
,
0
);
co
reset
,
bwp_id
,
ss
->
searchSpaceType
->
present
,
cset0_bwp_size
,
0
);
}
}
else
else
...
@@ -1210,7 +1210,7 @@ void fill_dci_pdu_rel15(const NR_ServingCellConfigCommon_t *scc,
...
@@ -1210,7 +1210,7 @@ void fill_dci_pdu_rel15(const NR_ServingCellConfigCommon_t *scc,
int
dci_size
=
nr_dci_size
(
scc
->
downlinkConfigCommon
->
initialDownlinkBWP
,
int
dci_size
=
nr_dci_size
(
scc
->
downlinkConfigCommon
->
initialDownlinkBWP
,
scc
->
uplinkConfigCommon
->
initialUplinkBWP
,
scc
->
uplinkConfigCommon
->
initialUplinkBWP
,
current_DL_BWP
,
current_UL_BWP
,
current_DL_BWP
,
current_UL_BWP
,
CellGroup
,
dci_pdu_rel15
,
dci_format
,
rnti_type
,
co
ntrolResourceSetId
,
CellGroup
,
dci_pdu_rel15
,
dci_format
,
rnti_type
,
co
reset
,
bwp_id
,
ss
->
searchSpaceType
->
present
,
cset0_bwp_size
,
alt_size
);
bwp_id
,
ss
->
searchSpaceType
->
present
,
cset0_bwp_size
,
alt_size
);
pdcch_dci_pdu
->
PayloadSizeBits
=
dci_size
;
pdcch_dci_pdu
->
PayloadSizeBits
=
dci_size
;
AssertFatal
(
dci_size
<=
64
,
"DCI sizes above 64 bits not yet supported"
);
AssertFatal
(
dci_size
<=
64
,
"DCI sizes above 64 bits not yet supported"
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment