Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
canghaiwuhen
OpenXG-RAN
Commits
44210a0a
Commit
44210a0a
authored
May 24, 2018
by
Masayuki HARADA
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix PUSCH decode failure when recieve power is too high situation.
parent
bb6d1165
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
16 additions
and
11 deletions
+16
-11
openair1/PHY/LTE_TRANSPORT/ulsch_demodulation.c
openair1/PHY/LTE_TRANSPORT/ulsch_demodulation.c
+13
-11
openair2/LAYER2/MAC/eNB_scheduler_ulsch.c
openair2/LAYER2/MAC/eNB_scheduler_ulsch.c
+3
-0
No files found.
openair1/PHY/LTE_TRANSPORT/ulsch_demodulation.c
View file @
44210a0a
...
@@ -1035,6 +1035,11 @@ void ulsch_channel_compensation(int32_t **rxdataF_ext,
...
@@ -1035,6 +1035,11 @@ void ulsch_channel_compensation(int32_t **rxdataF_ext,
#if defined(__x86_64__) || defined(__i386__)
__m128
avg128U
;
#elif defined(__arm__)
int32x4_t
avg128U
;
#endif
void
ulsch_channel_level
(
int32_t
**
drs_ch_estimates_ext
,
void
ulsch_channel_level
(
int32_t
**
drs_ch_estimates_ext
,
LTE_DL_FRAME_PARMS
*
frame_parms
,
LTE_DL_FRAME_PARMS
*
frame_parms
,
...
@@ -1045,24 +1050,21 @@ void ulsch_channel_level(int32_t **drs_ch_estimates_ext,
...
@@ -1045,24 +1050,21 @@ void ulsch_channel_level(int32_t **drs_ch_estimates_ext,
int16_t
rb
;
int16_t
rb
;
uint8_t
aarx
;
uint8_t
aarx
;
#if defined(__x86_64__) || defined(__i386__)
#if defined(__x86_64__) || defined(__i386__)
__m128i
avg128U
;
__m128i
*
ul_ch128
;
__m128i
*
ul_ch128
;
#elif defined(__arm__)
#elif defined(__arm__)
int16x4_t
*
ul_ch128
;
int16x4_t
*
ul_ch128
;
int32x4_t
avg128U
;
#endif
#endif
for
(
aarx
=
0
;
aarx
<
frame_parms
->
nb_antennas_rx
;
aarx
++
)
{
for
(
aarx
=
0
;
aarx
<
frame_parms
->
nb_antennas_rx
;
aarx
++
)
{
//clear average level
//clear average level
#if defined(__x86_64__) || defined(__i386__)
#if defined(__x86_64__) || defined(__i386__)
avg128U
=
_mm_setzero_
si128
();
avg128U
=
_mm_setzero_
ps
();
ul_ch128
=
(
__m128i
*
)
drs_ch_estimates_ext
[
aarx
];
ul_ch128
=
(
__m128i
*
)
drs_ch_estimates_ext
[
aarx
];
for
(
rb
=
0
;
rb
<
nb_rb
;
rb
++
)
{
for
(
rb
=
0
;
rb
<
nb_rb
;
rb
++
)
{
avg128U
=
_mm_add_
epi32
(
avg128U
,
_mm_madd_epi16
(
ul_ch128
[
0
],
ul_ch128
[
0
]
));
avg128U
=
_mm_add_
ps
(
avg128U
,
_mm_cvtepi32_ps
(
_mm_madd_epi16
(
ul_ch128
[
0
],
ul_ch128
[
0
])
));
avg128U
=
_mm_add_
epi32
(
avg128U
,
_mm_madd_epi16
(
ul_ch128
[
1
],
ul_ch128
[
1
]
));
avg128U
=
_mm_add_
ps
(
avg128U
,
_mm_cvtepi32_ps
(
_mm_madd_epi16
(
ul_ch128
[
1
],
ul_ch128
[
1
])
));
avg128U
=
_mm_add_
epi32
(
avg128U
,
_mm_madd_epi16
(
ul_ch128
[
2
],
ul_ch128
[
2
]
));
avg128U
=
_mm_add_
ps
(
avg128U
,
_mm_cvtepi32_ps
(
_mm_madd_epi16
(
ul_ch128
[
2
],
ul_ch128
[
2
])
));
ul_ch128
+=
3
;
ul_ch128
+=
3
;
...
@@ -1089,10 +1091,10 @@ void ulsch_channel_level(int32_t **drs_ch_estimates_ext,
...
@@ -1089,10 +1091,10 @@ void ulsch_channel_level(int32_t **drs_ch_estimates_ext,
#endif
#endif
DevAssert
(
nb_rb
);
DevAssert
(
nb_rb
);
avg
[
aarx
]
=
(
((
in
t
*
)
&
avg128U
)[
0
]
+
avg
[
aarx
]
=
(
int
)((((
floa
t
*
)
&
avg128U
)[
0
]
+
((
in
t
*
)
&
avg128U
)[
1
]
+
((
floa
t
*
)
&
avg128U
)[
1
]
+
((
in
t
*
)
&
avg128U
)[
2
]
+
((
floa
t
*
)
&
avg128U
)[
2
]
+
((
int
*
)
&
avg128U
)[
3
])
/
(
nb_rb
*
12
);
((
float
*
)
&
avg128U
)[
3
])
/
(
float
)(
nb_rb
*
12
)
);
}
}
...
...
openair2/LAYER2/MAC/eNB_scheduler_ulsch.c
View file @
44210a0a
...
@@ -165,6 +165,9 @@ rx_sdu(const module_id_t enb_mod_idP,
...
@@ -165,6 +165,9 @@ rx_sdu(const module_id_t enb_mod_idP,
UE_list
->
UE_sched_ctrl
[
UE_id
].
round_UL
[
CC_idP
][
harq_pid
],
UE_list
->
UE_sched_ctrl
[
UE_id
].
round_UL
[
CC_idP
][
harq_pid
],
ul_cqi
);
ul_cqi
);
if
(
ul_cqi
>
200
){
// too high energy pattern
UE_list
->
UE_sched_ctrl
[
UE_id
].
pusch_snr
[
CC_idP
]
=
ul_cqi
;
}
// AssertFatal(1==0,"ulsch in error\n");
// AssertFatal(1==0,"ulsch in error\n");
if
(
UE_list
->
UE_sched_ctrl
[
UE_id
].
round_UL
[
CC_idP
][
harq_pid
]
==
3
)
{
if
(
UE_list
->
UE_sched_ctrl
[
UE_id
].
round_UL
[
CC_idP
][
harq_pid
]
==
3
)
{
UE_list
->
UE_sched_ctrl
[
UE_id
].
ul_scheduled
&=
(
~
(
1
<<
harq_pid
));
UE_list
->
UE_sched_ctrl
[
UE_id
].
ul_scheduled
&=
(
~
(
1
<<
harq_pid
));
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment