Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
wangjie
OpenXG-RAN
Commits
8d5f99d0
Commit
8d5f99d0
authored
Dec 21, 2020
by
Xue Song
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fix the problem of ittiSIM compilation error
parent
d0be64cb
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
0 deletions
+8
-0
openair2/RRC/NR/rrc_gNB.c
openair2/RRC/NR/rrc_gNB.c
+6
-0
openair2/RRC/NR/rrc_gNB_NGAP.c
openair2/RRC/NR/rrc_gNB_NGAP.c
+2
-0
No files found.
openair2/RRC/NR/rrc_gNB.c
View file @
8d5f99d0
...
@@ -404,6 +404,7 @@ rrc_gNB_generate_RRCSetup(
...
@@ -404,6 +404,7 @@ rrc_gNB_generate_RRCSetup(
break
;
break
;
case
ngran_gNB
:
case
ngran_gNB
:
{
// rrc_mac_config_req_gNB
// rrc_mac_config_req_gNB
#ifdef ITTI_SIM
#ifdef ITTI_SIM
MessageDef
*
message_p
;
MessageDef
*
message_p
;
...
@@ -438,6 +439,7 @@ rrc_gNB_generate_RRCSetup(
...
@@ -438,6 +439,7 @@ rrc_gNB_generate_RRCSetup(
ue_context_pP
->
ue_context
.
ue_release_timer_thres
=
1000
;
ue_context_pP
->
ue_context
.
ue_release_timer_thres
=
1000
;
/* init timers */
/* init timers */
// ue_context_pP->ue_context.ue_rrc_inactivity_timer = 0;
// ue_context_pP->ue_context.ue_rrc_inactivity_timer = 0;
}
break
;
break
;
default
:
default
:
...
@@ -500,6 +502,7 @@ rrc_gNB_generate_RRCReject(
...
@@ -500,6 +502,7 @@ rrc_gNB_generate_RRCReject(
break
;
break
;
case
ngran_gNB
:
case
ngran_gNB
:
{
#ifdef ITTI_SIM
#ifdef ITTI_SIM
uint8_t
*
message_buffer
;
uint8_t
*
message_buffer
;
message_buffer
=
itti_malloc
(
TASK_RRC_GNB_SIM
,
TASK_RRC_UE_SIM
,
message_buffer
=
itti_malloc
(
TASK_RRC_GNB_SIM
,
TASK_RRC_UE_SIM
,
...
@@ -511,6 +514,7 @@ rrc_gNB_generate_RRCReject(
...
@@ -511,6 +514,7 @@ rrc_gNB_generate_RRCReject(
itti_send_msg_to_task
(
TASK_RRC_UE_SIM
,
ctxt_pP
->
instance
,
message_p
);
itti_send_msg_to_task
(
TASK_RRC_UE_SIM
,
ctxt_pP
->
instance
,
message_p
);
#endif
#endif
// rrc_mac_config_req_gNB
// rrc_mac_config_req_gNB
}
break
;
break
;
default
:
default
:
...
@@ -602,6 +606,7 @@ rrc_gNB_generate_defaultRRCReconfiguration(
...
@@ -602,6 +606,7 @@ rrc_gNB_generate_defaultRRCReconfiguration(
break
;
break
;
case
ngran_gNB
:
case
ngran_gNB
:
{
#ifdef ITTI_SIM
#ifdef ITTI_SIM
uint8_t
*
message_buffer
;
uint8_t
*
message_buffer
;
message_buffer
=
itti_malloc
(
TASK_RRC_GNB_SIM
,
TASK_RRC_UE_SIM
,
size
);
message_buffer
=
itti_malloc
(
TASK_RRC_GNB_SIM
,
TASK_RRC_UE_SIM
,
size
);
...
@@ -641,6 +646,7 @@ rrc_gNB_generate_defaultRRCReconfiguration(
...
@@ -641,6 +646,7 @@ rrc_gNB_generate_defaultRRCReconfiguration(
#endif
#endif
#endif
#endif
// rrc_rlc_config_asn1_req
// rrc_rlc_config_asn1_req
}
break
;
break
;
default
:
default
:
...
...
openair2/RRC/NR/rrc_gNB_NGAP.c
View file @
8d5f99d0
...
@@ -835,6 +835,7 @@ rrc_gNB_process_NGAP_DOWNLINK_NAS(
...
@@ -835,6 +835,7 @@ rrc_gNB_process_NGAP_DOWNLINK_NAS(
break
;
break
;
case
ngran_gNB
:
case
ngran_gNB
:
{
// rrc_mac_config_req_gNB
// rrc_mac_config_req_gNB
#ifdef ITTI_SIM
#ifdef ITTI_SIM
uint8_t
*
message_buffer
;
uint8_t
*
message_buffer
;
...
@@ -859,6 +860,7 @@ rrc_gNB_process_NGAP_DOWNLINK_NAS(
...
@@ -859,6 +860,7 @@ rrc_gNB_process_NGAP_DOWNLINK_NAS(
PDCP_TRANSMISSION_MODE_CONTROL
);
PDCP_TRANSMISSION_MODE_CONTROL
);
#endif
#endif
#endif
#endif
}
break
;
break
;
default
:
default
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment