Skip to content

O
OpenXG-RAN
Commit adc3ab4e authored by Sakthivel Velumani's avatar Sakthivel Velumani
Browse files
Options

1.Fixed bug in setting UE's coreset.frequecny_domain_resource 

2.Set UE's coreset.rb_offset according to gNB's
parent 8119806f
Hide whitespace changes
Inline Side-by-side
Showing with 3 additions and 1 deletion
openair1/SIMULATION/NR_PHY/dlsim.c
View file @ adc3ab4e
...@@ -591,13 +591,15 @@ int main(int argc, char **argv) ...@@ -591,13 +591,15 @@ int main(int argc, char **argv)
uint64_t mask = 0x0; uint64_t mask = 0x0;
uint16_t num_rbs=24; uint16_t num_rbs=24;
uint16_t rb_offset=0; uint16_t rb_offset=gNB->pdcch_vars.dci_alloc[0].pdcch_params.rb_offset;
uint16_t cell_id=0; uint16_t cell_id=0;
uint16_t num_symbols=2; uint16_t num_symbols=2;
for(i=0; i<(num_rbs/6); ++i){ // 38.331 Each bit corresponds a group of 6 RBs for(i=0; i<(num_rbs/6); ++i){ // 38.331 Each bit corresponds a group of 6 RBs
mask = mask >> 1; mask = mask >> 1;
mask = mask | 0x100000000000; mask = mask | 0x100000000000;
} }
uint16_t rb_offset_count = rb_offset/6;
mask = mask >> rb_offset_count;
dl_config->dl_config_list[0].dci_config_pdu.dci_config_rel15.coreset.frequency_domain_resource = mask; dl_config->dl_config_list[0].dci_config_pdu.dci_config_rel15.coreset.frequency_domain_resource = mask;
dl_config->dl_config_list[0].dci_config_pdu.dci_config_rel15.coreset.rb_offset = rb_offset; // additional parameter other than coreset dl_config->dl_config_list[0].dci_config_pdu.dci_config_rel15.coreset.rb_offset = rb_offset; // additional parameter other than coreset
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment