Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
wangjie
OpenXG-RAN
Commits
eefad3d8
Commit
eefad3d8
authored
Mar 07, 2021
by
Robert Schmidt
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix compilation for nr_dlsim
parent
8e622b79
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
35 additions
and
11 deletions
+35
-11
openair1/SIMULATION/NR_PHY/dlsim.c
openair1/SIMULATION/NR_PHY/dlsim.c
+35
-11
No files found.
openair1/SIMULATION/NR_PHY/dlsim.c
View file @
eefad3d8
...
@@ -227,13 +227,38 @@ void nr_dlsim_preprocessor(module_id_t module_id,
...
@@ -227,13 +227,38 @@ void nr_dlsim_preprocessor(module_id_t module_id,
sched_ctrl
->
active_bwp
,
sched_ctrl
->
search_space
,
1
/* dedicated */
);
sched_ctrl
->
active_bwp
,
sched_ctrl
->
search_space
,
1
/* dedicated */
);
sched_ctrl
->
cce_index
=
0
;
sched_ctrl
->
cce_index
=
0
;
sched_ctrl
->
rbStart
=
g_rbStart
;
NR_pdsch_semi_static_t
*
ps
=
&
sched_ctrl
->
pdsch_semi_static
;
sched_ctrl
->
rbSize
=
g_rbSize
;
const
NR_ServingCellConfigCommon_t
*
scc
=
RC
.
nrmac
[
0
]
->
common_channels
[
0
].
ServingCellConfigCommon
;
sched_ctrl
->
mcs
=
g_mcsIndex
;
nr_set_pdsch_semi_static
(
scc
,
sched_ctrl
->
time_domain_allocation
=
2
;
UE_info
->
secondaryCellGroup
[
0
],
sched_ctrl
->
mcsTableIdx
=
g_mcsTableIdx
;
sched_ctrl
->
active_bwp
,
/* tda = */
2
,
/* num_dmrs_cdm_grps_no_data = */
1
,
ps
);
NR_sched_pdsch_t
*
sched_pdsch
=
&
sched_ctrl
->
sched_pdsch
;
sched_pdsch
->
rbStart
=
g_rbStart
;
sched_pdsch
->
rbSize
=
g_rbSize
;
sched_pdsch
->
mcs
=
g_mcsIndex
;
/* the following might override the table that is mandated by RRC
* configuration */
ps
->
mcsTableIdx
=
g_mcsTableIdx
;
sched_pdsch
->
Qm
=
nr_get_Qm_dl
(
sched_pdsch
->
mcs
,
ps
->
mcsTableIdx
);
sched_pdsch
->
R
=
nr_get_code_rate_dl
(
sched_pdsch
->
mcs
,
ps
->
mcsTableIdx
);
sched_pdsch
->
tb_size
=
nr_compute_tbs
(
sched_pdsch
->
Qm
,
sched_pdsch
->
R
,
sched_pdsch
->
rbSize
,
ps
->
nrOfSymbols
,
ps
->
N_PRB_DMRS
*
ps
->
N_DMRS_SLOT
,
0
/* N_PRB_oh, 0 for initialBWP */
,
0
/* tb_scaling */
,
1
/* nrOfLayers */
)
>>
3
;
/* the simulator assumes the HARQ PID is equal to the slot number */
/* the simulator assumes the HARQ PID is equal to the slot number */
sched_ctrl
->
dl_harq_pid
=
slot
;
sched_pdsch
->
dl_harq_pid
=
slot
;
/* The scheduler uses lists to track whether a HARQ process is
/* The scheduler uses lists to track whether a HARQ process is
* free/busy/awaiting retransmission, and updates the HARQ process states.
* free/busy/awaiting retransmission, and updates the HARQ process states.
* However, in the simulation, we never get ack or nack for any HARQ process,
* However, in the simulation, we never get ack or nack for any HARQ process,
...
@@ -246,11 +271,10 @@ void nr_dlsim_preprocessor(module_id_t module_id,
...
@@ -246,11 +271,10 @@ void nr_dlsim_preprocessor(module_id_t module_id,
else
else
add_front_nr_list
(
&
sched_ctrl
->
retrans_dl_harq
,
slot
);
// ... make PID retransmission
add_front_nr_list
(
&
sched_ctrl
->
retrans_dl_harq
,
slot
);
// ... make PID retransmission
sched_ctrl
->
harq_processes
[
slot
].
is_waiting
=
false
;
sched_ctrl
->
harq_processes
[
slot
].
is_waiting
=
false
;
AssertFatal
(
sched_ctrl
->
rbStart
>=
0
,
"invalid rbStart %d
\n
"
,
sched_ctrl
->
rbStart
);
AssertFatal
(
sched_pdsch
->
rbStart
>=
0
,
"invalid rbStart %d
\n
"
,
sched_pdsch
->
rbStart
);
AssertFatal
(
sched_ctrl
->
rbSize
>
0
,
"invalid rbSize %d
\n
"
,
sched_ctrl
->
rbSize
);
AssertFatal
(
sched_pdsch
->
rbSize
>
0
,
"invalid rbSize %d
\n
"
,
sched_pdsch
->
rbSize
);
AssertFatal
(
sched_ctrl
->
mcs
>=
0
,
"invalid sched_ctrl->mcs %d
\n
"
,
sched_ctrl
->
mcs
);
AssertFatal
(
sched_pdsch
->
mcs
>=
0
,
"invalid mcs %d
\n
"
,
sched_pdsch
->
mcs
);
AssertFatal
(
sched_ctrl
->
mcsTableIdx
>=
0
&&
sched_ctrl
->
mcsTableIdx
<=
2
,
"invalid sched_ctrl->mcsTableIdx %d
\n
"
,
sched_ctrl
->
mcsTableIdx
);
AssertFatal
(
ps
->
mcsTableIdx
>=
0
&&
ps
->
mcsTableIdx
<=
2
,
"invalid mcsTableIdx %d
\n
"
,
ps
->
mcsTableIdx
);
sched_ctrl
->
numDmrsCdmGrpsNoData
=
1
;
}
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment