Fix bug in Bits<T>::get / set
Summary: Everything worked except for getting properly aligned full blocks because 1ULL << 64 is invalid (the shift amount must be strictly less than the value size in bits) Test Plan: test added Reviewed By: philipp@fb.com FB internal diff: D657800
Showing
Please register or sign in to comment