Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG UE
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Michael Black
OpenXG UE
Commits
ef307b74
Commit
ef307b74
authored
Jun 17, 2014
by
Raymond Knopp
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
git-svn-id:
http://svn.eurecom.fr/openair4G/trunk@5400
818b1a75-f10b-46b9-bf7c-635c3b92a50f
parent
698eacd7
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
4 deletions
+4
-4
openair2/LAYER2/MAC/extern.h
openair2/LAYER2/MAC/extern.h
+2
-2
openair2/LAYER2/MAC/vars.h
openair2/LAYER2/MAC/vars.h
+2
-2
No files found.
openair2/LAYER2/MAC/extern.h
View file @
ef307b74
...
@@ -77,8 +77,8 @@ extern DCI1A_5MHz_FDD_t BCCH_alloc_pdu_fdd;
...
@@ -77,8 +77,8 @@ extern DCI1A_5MHz_FDD_t BCCH_alloc_pdu_fdd;
extern
DCI1A_5MHz_FDD_t
CCCH_alloc_pdu_fdd
;
extern
DCI1A_5MHz_FDD_t
CCCH_alloc_pdu_fdd
;
extern
DCI1_5MHz_FDD_t
DLSCH_alloc_pdu_fdd
;
extern
DCI1_5MHz_FDD_t
DLSCH_alloc_pdu_fdd
;
extern
DCI2_5MHz_2A_
L10PRB_
TDD_t
DLSCH_alloc_pdu1
;
extern
DCI2_5MHz_2A_TDD_t
DLSCH_alloc_pdu1
;
extern
DCI2_5MHz_2A_
M10PRB_
TDD_t
DLSCH_alloc_pdu2
;
extern
DCI2_5MHz_2A_TDD_t
DLSCH_alloc_pdu2
;
extern
DCI1E_5MHz_2A_M10PRB_TDD_t
DLSCH_alloc_pdu1E
;
extern
DCI1E_5MHz_2A_M10PRB_TDD_t
DLSCH_alloc_pdu1E
;
#endif //DEF_H
#endif //DEF_H
...
...
openair2/LAYER2/MAC/vars.h
View file @
ef307b74
...
@@ -106,8 +106,8 @@ DCI1A_5MHz_FDD_t BCCH_alloc_pdu_fdd;
...
@@ -106,8 +106,8 @@ DCI1A_5MHz_FDD_t BCCH_alloc_pdu_fdd;
DCI1A_5MHz_FDD_t
CCCH_alloc_pdu_fdd
;
DCI1A_5MHz_FDD_t
CCCH_alloc_pdu_fdd
;
DCI1_5MHz_FDD_t
DLSCH_alloc_pdu_fdd
;
DCI1_5MHz_FDD_t
DLSCH_alloc_pdu_fdd
;
DCI2_5MHz_2A_
L10PRB_
TDD_t
DLSCH_alloc_pdu1
;
DCI2_5MHz_2A_TDD_t
DLSCH_alloc_pdu1
;
DCI2_5MHz_2A_
M10PRB_
TDD_t
DLSCH_alloc_pdu2
;
DCI2_5MHz_2A_TDD_t
DLSCH_alloc_pdu2
;
DCI1E_5MHz_2A_M10PRB_TDD_t
DLSCH_alloc_pdu1E
;
DCI1E_5MHz_2A_M10PRB_TDD_t
DLSCH_alloc_pdu1E
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment