Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Michael Black
OpenXG-RAN
Commits
fe1912a1
Commit
fe1912a1
authored
Jan 25, 2018
by
Raymond Knopp
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
correcting issues after merge with develop
parent
8b052dad
Changes
5
Hide whitespace changes
Inline
Side-by-side
Showing
5 changed files
with
111 additions
and
112 deletions
+111
-112
cmake_targets/CMakeLists.txt
cmake_targets/CMakeLists.txt
+0
-1
openair2/LAYER2/MAC/eNB_scheduler_dlsch.c
openair2/LAYER2/MAC/eNB_scheduler_dlsch.c
+0
-2
openair2/LAYER2/PDCP_v10.1.0/pdcp_fifo.c
openair2/LAYER2/PDCP_v10.1.0/pdcp_fifo.c
+3
-2
openair2/RRC/LITE/rrc_common.c
openair2/RRC/LITE/rrc_common.c
+107
-0
openair2/RRC/LITE/rrc_eNB.c
openair2/RRC/LITE/rrc_eNB.c
+1
-107
No files found.
cmake_targets/CMakeLists.txt
View file @
fe1912a1
...
...
@@ -2099,7 +2099,6 @@ add_executable(oaisim_nos1
${
OPENAIR_BIN_DIR
}
/messages_xml.h
${
OPENAIR_TARGETS
}
/RT/USER/lte-ue.c
${
OPENAIR_TARGETS
}
/RT/USER/lte-ru.c
${
OPENAIR_TARGETS
}
/RT/USER/lte-enb.c
${
OPENAIR_TARGETS
}
/RT/USER/rt_wrapper.c
${
OPENAIR_TARGETS
}
/SIMU/USER/channel_sim.c
${
OPENAIR_TARGETS
}
/SIMU/USER/init_lte.c
...
...
openair2/LAYER2/MAC/eNB_scheduler_dlsch.c
View file @
fe1912a1
...
...
@@ -1830,8 +1830,6 @@ void schedule_PCH(module_id_t module_idP,frame_t frameP,sub_frame_t subframeP)
frameP
,
PCCH
,
1
,
&
cc
->
PCCH_pdu
.
payload
[
0
],
1
,
module_idP
,
i
);
// used for ue index
if
(
pcch_sdu_length
==
0
)
{
LOG_D
(
MAC
,
"[eNB %d] Frame %d subframe %d: PCCH not active(size = 0 byte)
\n
"
,
module_idP
,
frameP
,
subframeP
);
...
...
openair2/LAYER2/PDCP_v10.1.0/pdcp_fifo.c
View file @
fe1912a1
...
...
@@ -792,9 +792,9 @@ void pdcp_fifo_read_input_sdus_from_otg (const protocol_ctxt_t* const ctxt_pP)
for
(
dst_id
=
0
;
dst_id
<
NUMBER_OF_UE_MAX
;
dst_id
++
)
{
ctxt
.
rnti
=
oai_emulation
.
info
.
eNB_ue_module_id_to_rnti
[
ctxt
.
module_id
][
dst_id
];
/*
if (ctxt.rnti != NOT_A_RNTI) {
if
(
mac_eNB_get_rrc_status
(
ctxt
.
module_id
,
ctxt
.
rnti
)
>
2
/*RRC_SI_RECEIVED*/
)
{
if (mac_eNB_get_rrc_status(ctxt.module_id, ctxt.rnti ) > 2 ) {
unsigned int temp = 0;
otg_pkt=packet_gen(
ENB_MODULE_ID_TO_INSTANCE(ctxt.module_id),
...
...
@@ -821,6 +821,7 @@ void pdcp_fifo_read_input_sdus_from_otg (const protocol_ctxt_t* const ctxt_pP)
}
}
}
*/
}
}
}
openair2/RRC/LITE/rrc_common.c
View file @
fe1912a1
...
...
@@ -217,3 +217,110 @@ binary_search_float(
return
first
;
}
typedef
enum
{
BAND_TYPE_FDD
,
BAND_TYPE_TDD
}
band_type
;
typedef
struct
{
band_type
t
;
int
band
;
unsigned
long
ul_minfreq
,
ul_maxfreq
;
unsigned
long
dl_minfreq
,
dl_maxfreq
;
}
band_freq
;
static
band_freq
bands
[]
=
{
{
BAND_TYPE_FDD
,
1
,
1920000000UL
,
1980000000UL
,
2110000000UL
,
2170000000UL
},
{
BAND_TYPE_FDD
,
2
,
1850000000UL
,
1910000000UL
,
1930000000UL
,
1990000000UL
},
{
BAND_TYPE_FDD
,
3
,
1710000000UL
,
1785000000UL
,
1805000000UL
,
1880000000UL
},
{
BAND_TYPE_FDD
,
4
,
1710000000UL
,
1755000000UL
,
2110000000UL
,
2155000000UL
},
{
BAND_TYPE_FDD
,
5
,
824000000UL
,
849000000UL
,
869000000UL
,
894000000UL
},
/* to remove? */
{
BAND_TYPE_FDD
,
6
,
830000000UL
,
840000000UL
,
875000000UL
,
885000000UL
},
{
BAND_TYPE_FDD
,
7
,
2500000000UL
,
2570000000UL
,
2620000000UL
,
2690000000UL
},
{
BAND_TYPE_FDD
,
8
,
880000000UL
,
915000000UL
,
925000000UL
,
960000000UL
},
{
BAND_TYPE_FDD
,
9
,
1749900000UL
,
1784900000UL
,
1844900000UL
,
1879900000UL
},
{
BAND_TYPE_FDD
,
10
,
1710000000UL
,
1770000000UL
,
2110000000UL
,
2170000000UL
},
{
BAND_TYPE_FDD
,
11
,
1427900000UL
,
1447900000UL
,
1475900000UL
,
1495900000UL
},
{
BAND_TYPE_FDD
,
12
,
699000000UL
,
716000000UL
,
729000000UL
,
746000000UL
},
{
BAND_TYPE_FDD
,
13
,
777000000UL
,
787000000UL
,
746000000UL
,
756000000UL
},
{
BAND_TYPE_FDD
,
14
,
788000000UL
,
798000000UL
,
758000000UL
,
768000000UL
},
{
BAND_TYPE_FDD
,
17
,
704000000UL
,
716000000UL
,
734000000UL
,
746000000UL
},
{
BAND_TYPE_FDD
,
18
,
815000000UL
,
830000000UL
,
860000000UL
,
875000000UL
},
{
BAND_TYPE_FDD
,
19
,
830000000UL
,
845000000UL
,
875000000UL
,
890000000UL
},
{
BAND_TYPE_FDD
,
20
,
832000000UL
,
862000000UL
,
791000000UL
,
821000000UL
},
{
BAND_TYPE_FDD
,
21
,
1447900000UL
,
1462900000UL
,
1495900000UL
,
1510900000UL
},
{
BAND_TYPE_FDD
,
22
,
3410000000UL
,
3490000000UL
,
3510000000UL
,
3590000000UL
},
{
BAND_TYPE_FDD
,
23
,
2000000000UL
,
2020000000UL
,
2180000000UL
,
2200000000UL
},
{
BAND_TYPE_FDD
,
24
,
1626500000UL
,
1660500000UL
,
1525000000UL
,
1559000000UL
},
{
BAND_TYPE_FDD
,
25
,
1850000000UL
,
1915000000UL
,
1930000000UL
,
1995000000UL
},
{
BAND_TYPE_TDD
,
33
,
1900000000UL
,
1920000000UL
,
1900000000UL
,
1920000000UL
},
{
BAND_TYPE_TDD
,
34
,
2010000000UL
,
2025000000UL
,
2010000000UL
,
2025000000UL
},
{
BAND_TYPE_TDD
,
35
,
1850000000UL
,
1910000000UL
,
1850000000UL
,
1910000000UL
},
{
BAND_TYPE_TDD
,
36
,
1930000000UL
,
1990000000UL
,
1930000000UL
,
1990000000UL
},
{
BAND_TYPE_TDD
,
37
,
1910000000UL
,
1930000000UL
,
1910000000UL
,
1930000000UL
},
{
BAND_TYPE_TDD
,
38
,
2570000000UL
,
2620000000UL
,
2570000000UL
,
2620000000UL
},
{
BAND_TYPE_TDD
,
39
,
1880000000UL
,
1920000000UL
,
1880000000UL
,
1920000000UL
},
{
BAND_TYPE_TDD
,
40
,
2300000000UL
,
2400000000UL
,
2300000000UL
,
2400000000UL
},
{
BAND_TYPE_TDD
,
41
,
2496000000UL
,
2690000000UL
,
2496000000UL
,
2690000000UL
},
{
BAND_TYPE_TDD
,
42
,
3400000000UL
,
3600000000UL
,
3400000000UL
,
3600000000UL
},
{
BAND_TYPE_TDD
,
43
,
3600000000UL
,
3800000000UL
,
3600000000UL
,
3800000000UL
},
};
typedef
struct
{
int
band
;
unsigned
long
dl_flow
;
int
dl_off
;
int
dl_offmin
,
dl_offmax
;
unsigned
long
ul_flow
;
int
ul_off
;
int
ul_offmin
,
ul_offmax
;
}
earfcn
;
static
earfcn
earfcn_table
[]
=
{
{
1
,
2110000000UL
,
0
,
0
,
599
,
1920000000UL
,
18000
,
18000
,
18599
},
{
2
,
1930000000UL
,
600
,
600
,
1199
,
1850000000UL
,
18600
,
18600
,
19199
},
{
3
,
1805000000UL
,
1200
,
1200
,
1949
,
1710000000UL
,
19200
,
19200
,
19949
},
{
4
,
2110000000UL
,
1950
,
1950
,
2399
,
1710000000UL
,
19950
,
19950
,
20399
},
{
5
,
869000000UL
,
2400
,
2400
,
2649
,
824000000UL
,
20400
,
20400
,
20649
},
{
6
,
875000000UL
,
2650
,
2650
,
2749
,
830000000UL
,
20650
,
20650
,
20749
},
{
7
,
2620000000UL
,
2750
,
2750
,
3449
,
2500000000UL
,
20750
,
20750
,
21449
},
{
8
,
925000000UL
,
3450
,
3450
,
3799
,
880000000UL
,
21450
,
21450
,
21799
},
{
9
,
1844900000UL
,
3800
,
3800
,
4149
,
1749900000UL
,
21800
,
21800
,
22149
},
{
10
,
2110000000UL
,
4150
,
4150
,
4749
,
1710000000UL
,
22150
,
22150
,
22749
},
{
11
,
1475900000UL
,
4750
,
4750
,
4949
,
1427900000UL
,
22750
,
22750
,
22949
},
{
12
,
729000000UL
,
5010
,
5010
,
5179
,
699000000UL
,
23010
,
23010
,
23179
},
{
13
,
746000000UL
,
5180
,
5180
,
5279
,
777000000UL
,
23180
,
23180
,
23279
},
{
14
,
758000000UL
,
5280
,
5280
,
5379
,
788000000UL
,
23280
,
23280
,
23379
},
{
17
,
734000000UL
,
5730
,
5730
,
5849
,
704000000UL
,
23730
,
23730
,
23849
},
{
18
,
860000000UL
,
5850
,
5850
,
5999
,
815000000UL
,
23850
,
23850
,
23999
},
{
19
,
875000000UL
,
6000
,
6000
,
6149
,
830000000UL
,
24000
,
24000
,
24149
},
{
20
,
791000000UL
,
6150
,
6150
,
6449
,
832000000UL
,
24150
,
24150
,
24449
},
{
21
,
1495900000UL
,
6450
,
6450
,
6599
,
1447900000UL
,
24450
,
24450
,
24599
},
{
22
,
3510000000UL
,
6600
,
6600
,
7399
,
3410000000UL
,
24600
,
24600
,
25399
},
{
23
,
2180000000UL
,
7500
,
7500
,
7699
,
2000000000UL
,
25500
,
25500
,
25699
},
{
24
,
1525000000UL
,
7700
,
7700
,
8039
,
1626500000UL
,
25700
,
25700
,
26039
},
{
25
,
1930000000UL
,
8040
,
8040
,
8689
,
1850000000UL
,
26040
,
26040
,
26689
},
{
33
,
1900000000UL
,
36000
,
36000
,
36199
,
1900000000UL
,
36000
,
36000
,
36199
},
{
34
,
2010000000UL
,
36200
,
36200
,
36349
,
2010000000UL
,
36200
,
36200
,
36349
},
{
35
,
1850000000UL
,
36350
,
36350
,
36949
,
1850000000UL
,
36350
,
36350
,
36949
},
{
36
,
1930000000UL
,
36950
,
36950
,
37549
,
1930000000UL
,
36950
,
36950
,
37549
},
{
37
,
1910000000UL
,
37550
,
37550
,
37749
,
1910000000UL
,
37550
,
37550
,
37749
},
{
38
,
2570000000UL
,
37750
,
37750
,
38249
,
2570000000UL
,
37750
,
37750
,
38249
},
{
39
,
1880000000UL
,
38250
,
38250
,
38649
,
1880000000UL
,
38250
,
38250
,
38649
},
{
40
,
2300000000UL
,
38650
,
38650
,
39649
,
2300000000UL
,
38650
,
38650
,
39649
},
{
41
,
2496000000UL
,
39650
,
39650
,
41589
,
2496000000UL
,
39650
,
39650
,
41589
},
{
42
,
3400000000UL
,
41590
,
41590
,
43589
,
3400000000UL
,
41590
,
41590
,
43589
},
{
43
,
3600000000UL
,
43590
,
43590
,
45589
,
3600000000UL
,
43590
,
43590
,
45589
},
};
int
freq_to_arfcn10
(
int
band
,
unsigned
long
freq
)
{
int
N
=
sizeof
(
earfcn_table
)
/
sizeof
(
earfcn_table
[
0
]);
int
i
;
for
(
i
=
0
;
i
<
N
;
i
++
)
if
(
bands
[
i
].
band
==
band
)
break
;
if
(
i
==
N
)
return
-
1
;
if
(
!
(
bands
[
i
].
dl_minfreq
<
freq
&&
freq
<
bands
[
i
].
dl_maxfreq
))
return
-
1
;
return
(
freq
-
earfcn_table
[
i
].
dl_flow
)
/
100000UL
+
earfcn_table
[
i
].
dl_off
;
}
openair2/RRC/LITE/rrc_eNB.c
View file @
fe1912a1
...
...
@@ -3353,113 +3353,7 @@ rrc_eNB_generate_defaultRRCConnectionReconfiguration(const protocol_ctxt_t* cons
PDCP_TRANSMISSION_MODE_CONTROL
);
}
typedef
enum
{
BAND_TYPE_FDD
,
BAND_TYPE_TDD
}
band_type
;
typedef
struct
{
band_type
t
;
int
band
;
unsigned
long
ul_minfreq
,
ul_maxfreq
;
unsigned
long
dl_minfreq
,
dl_maxfreq
;
}
band_freq
;
static
band_freq
bands
[]
=
{
{
BAND_TYPE_FDD
,
1
,
1920000000UL
,
1980000000UL
,
2110000000UL
,
2170000000UL
},
{
BAND_TYPE_FDD
,
2
,
1850000000UL
,
1910000000UL
,
1930000000UL
,
1990000000UL
},
{
BAND_TYPE_FDD
,
3
,
1710000000UL
,
1785000000UL
,
1805000000UL
,
1880000000UL
},
{
BAND_TYPE_FDD
,
4
,
1710000000UL
,
1755000000UL
,
2110000000UL
,
2155000000UL
},
{
BAND_TYPE_FDD
,
5
,
824000000UL
,
849000000UL
,
869000000UL
,
894000000UL
},
/* to remove? */
{
BAND_TYPE_FDD
,
6
,
830000000UL
,
840000000UL
,
875000000UL
,
885000000UL
},
{
BAND_TYPE_FDD
,
7
,
2500000000UL
,
2570000000UL
,
2620000000UL
,
2690000000UL
},
{
BAND_TYPE_FDD
,
8
,
880000000UL
,
915000000UL
,
925000000UL
,
960000000UL
},
{
BAND_TYPE_FDD
,
9
,
1749900000UL
,
1784900000UL
,
1844900000UL
,
1879900000UL
},
{
BAND_TYPE_FDD
,
10
,
1710000000UL
,
1770000000UL
,
2110000000UL
,
2170000000UL
},
{
BAND_TYPE_FDD
,
11
,
1427900000UL
,
1447900000UL
,
1475900000UL
,
1495900000UL
},
{
BAND_TYPE_FDD
,
12
,
699000000UL
,
716000000UL
,
729000000UL
,
746000000UL
},
{
BAND_TYPE_FDD
,
13
,
777000000UL
,
787000000UL
,
746000000UL
,
756000000UL
},
{
BAND_TYPE_FDD
,
14
,
788000000UL
,
798000000UL
,
758000000UL
,
768000000UL
},
{
BAND_TYPE_FDD
,
17
,
704000000UL
,
716000000UL
,
734000000UL
,
746000000UL
},
{
BAND_TYPE_FDD
,
18
,
815000000UL
,
830000000UL
,
860000000UL
,
875000000UL
},
{
BAND_TYPE_FDD
,
19
,
830000000UL
,
845000000UL
,
875000000UL
,
890000000UL
},
{
BAND_TYPE_FDD
,
20
,
832000000UL
,
862000000UL
,
791000000UL
,
821000000UL
},
{
BAND_TYPE_FDD
,
21
,
1447900000UL
,
1462900000UL
,
1495900000UL
,
1510900000UL
},
{
BAND_TYPE_FDD
,
22
,
3410000000UL
,
3490000000UL
,
3510000000UL
,
3590000000UL
},
{
BAND_TYPE_FDD
,
23
,
2000000000UL
,
2020000000UL
,
2180000000UL
,
2200000000UL
},
{
BAND_TYPE_FDD
,
24
,
1626500000UL
,
1660500000UL
,
1525000000UL
,
1559000000UL
},
{
BAND_TYPE_FDD
,
25
,
1850000000UL
,
1915000000UL
,
1930000000UL
,
1995000000UL
},
{
BAND_TYPE_TDD
,
33
,
1900000000UL
,
1920000000UL
,
1900000000UL
,
1920000000UL
},
{
BAND_TYPE_TDD
,
34
,
2010000000UL
,
2025000000UL
,
2010000000UL
,
2025000000UL
},
{
BAND_TYPE_TDD
,
35
,
1850000000UL
,
1910000000UL
,
1850000000UL
,
1910000000UL
},
{
BAND_TYPE_TDD
,
36
,
1930000000UL
,
1990000000UL
,
1930000000UL
,
1990000000UL
},
{
BAND_TYPE_TDD
,
37
,
1910000000UL
,
1930000000UL
,
1910000000UL
,
1930000000UL
},
{
BAND_TYPE_TDD
,
38
,
2570000000UL
,
2620000000UL
,
2570000000UL
,
2620000000UL
},
{
BAND_TYPE_TDD
,
39
,
1880000000UL
,
1920000000UL
,
1880000000UL
,
1920000000UL
},
{
BAND_TYPE_TDD
,
40
,
2300000000UL
,
2400000000UL
,
2300000000UL
,
2400000000UL
},
{
BAND_TYPE_TDD
,
41
,
2496000000UL
,
2690000000UL
,
2496000000UL
,
2690000000UL
},
{
BAND_TYPE_TDD
,
42
,
3400000000UL
,
3600000000UL
,
3400000000UL
,
3600000000UL
},
{
BAND_TYPE_TDD
,
43
,
3600000000UL
,
3800000000UL
,
3600000000UL
,
3800000000UL
},
};
typedef
struct
{
int
band
;
unsigned
long
dl_flow
;
int
dl_off
;
int
dl_offmin
,
dl_offmax
;
unsigned
long
ul_flow
;
int
ul_off
;
int
ul_offmin
,
ul_offmax
;
}
earfcn
;
static
earfcn
earfcn_table
[]
=
{
{
1
,
2110000000UL
,
0
,
0
,
599
,
1920000000UL
,
18000
,
18000
,
18599
},
{
2
,
1930000000UL
,
600
,
600
,
1199
,
1850000000UL
,
18600
,
18600
,
19199
},
{
3
,
1805000000UL
,
1200
,
1200
,
1949
,
1710000000UL
,
19200
,
19200
,
19949
},
{
4
,
2110000000UL
,
1950
,
1950
,
2399
,
1710000000UL
,
19950
,
19950
,
20399
},
{
5
,
869000000UL
,
2400
,
2400
,
2649
,
824000000UL
,
20400
,
20400
,
20649
},
{
6
,
875000000UL
,
2650
,
2650
,
2749
,
830000000UL
,
20650
,
20650
,
20749
},
{
7
,
2620000000UL
,
2750
,
2750
,
3449
,
2500000000UL
,
20750
,
20750
,
21449
},
{
8
,
925000000UL
,
3450
,
3450
,
3799
,
880000000UL
,
21450
,
21450
,
21799
},
{
9
,
1844900000UL
,
3800
,
3800
,
4149
,
1749900000UL
,
21800
,
21800
,
22149
},
{
10
,
2110000000UL
,
4150
,
4150
,
4749
,
1710000000UL
,
22150
,
22150
,
22749
},
{
11
,
1475900000UL
,
4750
,
4750
,
4949
,
1427900000UL
,
22750
,
22750
,
22949
},
{
12
,
729000000UL
,
5010
,
5010
,
5179
,
699000000UL
,
23010
,
23010
,
23179
},
{
13
,
746000000UL
,
5180
,
5180
,
5279
,
777000000UL
,
23180
,
23180
,
23279
},
{
14
,
758000000UL
,
5280
,
5280
,
5379
,
788000000UL
,
23280
,
23280
,
23379
},
{
17
,
734000000UL
,
5730
,
5730
,
5849
,
704000000UL
,
23730
,
23730
,
23849
},
{
18
,
860000000UL
,
5850
,
5850
,
5999
,
815000000UL
,
23850
,
23850
,
23999
},
{
19
,
875000000UL
,
6000
,
6000
,
6149
,
830000000UL
,
24000
,
24000
,
24149
},
{
20
,
791000000UL
,
6150
,
6150
,
6449
,
832000000UL
,
24150
,
24150
,
24449
},
{
21
,
1495900000UL
,
6450
,
6450
,
6599
,
1447900000UL
,
24450
,
24450
,
24599
},
{
22
,
3510000000UL
,
6600
,
6600
,
7399
,
3410000000UL
,
24600
,
24600
,
25399
},
{
23
,
2180000000UL
,
7500
,
7500
,
7699
,
2000000000UL
,
25500
,
25500
,
25699
},
{
24
,
1525000000UL
,
7700
,
7700
,
8039
,
1626500000UL
,
25700
,
25700
,
26039
},
{
25
,
1930000000UL
,
8040
,
8040
,
8689
,
1850000000UL
,
26040
,
26040
,
26689
},
{
33
,
1900000000UL
,
36000
,
36000
,
36199
,
1900000000UL
,
36000
,
36000
,
36199
},
{
34
,
2010000000UL
,
36200
,
36200
,
36349
,
2010000000UL
,
36200
,
36200
,
36349
},
{
35
,
1850000000UL
,
36350
,
36350
,
36949
,
1850000000UL
,
36350
,
36350
,
36949
},
{
36
,
1930000000UL
,
36950
,
36950
,
37549
,
1930000000UL
,
36950
,
36950
,
37549
},
{
37
,
1910000000UL
,
37550
,
37550
,
37749
,
1910000000UL
,
37550
,
37550
,
37749
},
{
38
,
2570000000UL
,
37750
,
37750
,
38249
,
2570000000UL
,
37750
,
37750
,
38249
},
{
39
,
1880000000UL
,
38250
,
38250
,
38649
,
1880000000UL
,
38250
,
38250
,
38649
},
{
40
,
2300000000UL
,
38650
,
38650
,
39649
,
2300000000UL
,
38650
,
38650
,
39649
},
{
41
,
2496000000UL
,
39650
,
39650
,
41589
,
2496000000UL
,
39650
,
39650
,
41589
},
{
42
,
3400000000UL
,
41590
,
41590
,
43589
,
3400000000UL
,
41590
,
41590
,
43589
},
{
43
,
3600000000UL
,
43590
,
43590
,
45589
,
3600000000UL
,
43590
,
43590
,
45589
},
};
int
freq_to_arfcn10
(
int
band
,
unsigned
long
freq
)
{
int
N
=
sizeof
(
earfcn_table
)
/
sizeof
(
earfcn_table
[
0
]);
int
i
;
for
(
i
=
0
;
i
<
N
;
i
++
)
if
(
bands
[
i
].
band
==
band
)
break
;
if
(
i
==
N
)
return
-
1
;
if
(
!
(
bands
[
i
].
dl_minfreq
<
freq
&&
freq
<
bands
[
i
].
dl_maxfreq
))
return
-
1
;
return
(
freq
-
earfcn_table
[
i
].
dl_flow
)
/
100000UL
+
earfcn_table
[
i
].
dl_off
;
}
//-----------------------------------------------------------------------------
int
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment