integration of L1/L2 sidelink synchronization. USRP interfaces and threading for sidelink. Currently only HW support for off-network case.