Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lizhongxiao
OpenXG-RAN
Commits
3bb9e6b0
Commit
3bb9e6b0
authored
Feb 13, 2024
by
beurdouc
Committed by
Robert Schmidt
Feb 13, 2024
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
ORAN 7.2/doc: indicate CPU cores in our environment
parent
a7f56d0d
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
doc/ORAN_FHI7.2_Tutorial.md
doc/ORAN_FHI7.2_Tutorial.md
+2
-2
No files found.
doc/ORAN_FHI7.2_Tutorial.md
View file @
3bb9e6b0
...
@@ -615,8 +615,8 @@ Edit the sample OAI gNB configuration file and check following parameters:
...
@@ -615,8 +615,8 @@ Edit the sample OAI gNB configuration file and check following parameters:
*
`dpdk_devices`
: PCI addresses of NIC VFs binded to the DPDK
*
`dpdk_devices`
: PCI addresses of NIC VFs binded to the DPDK
*
`system_core`
: absolute CPU core ID for DPDK control threads
*
`system_core`
: absolute CPU core ID for DPDK control threads
(
`rte_mp_handle`
,
`eal-intr-thread`
,
`iavf-event-thread`
)
(
`rte_mp_handle`
,
`eal-intr-thread`
,
`iavf-event-thread`
)
*
`io_core`
: absolute CPU core ID for XRAN library
*
`io_core`
: absolute CPU core ID for XRAN library
, it should be an isolated core, in our environment we are using CPU 4
*
`worker_cores`
: array of absolute CPU core IDs for XRAN library
*
`worker_cores`
: array of absolute CPU core IDs for XRAN library
, they should be isolated cores, in our environment we are using CPU 2
*
`du_addr`
: DU C- and U-plane MAC-addresses (format
`UU:VV:WW:XX:YY:ZZ`
,
*
`du_addr`
: DU C- and U-plane MAC-addresses (format
`UU:VV:WW:XX:YY:ZZ`
,
hexadecimal numbers)
hexadecimal numbers)
*
`ru_addr`
: RU C- and U-plane MAC-addresses (format
`UU:VV:WW:XX:YY:ZZ`
,
*
`ru_addr`
: RU C- and U-plane MAC-addresses (format
`UU:VV:WW:XX:YY:ZZ`
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment