Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lizhongxiao
OpenXG-RAN
Commits
922361b1
Commit
922361b1
authored
Oct 18, 2021
by
Thomas Schlichter
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
center target_ul_bw and target_dl_bw in phytest scheduler
parent
912f1cb8
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
37 additions
and
39 deletions
+37
-39
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler_phytest.c
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler_phytest.c
+37
-39
No files found.
openair2/LAYER2/NR_MAC_gNB/gNB_scheduler_phytest.c
View file @
922361b1
...
@@ -205,31 +205,24 @@ void nr_preprocessor_phytest(module_id_t module_id,
...
@@ -205,31 +205,24 @@ void nr_preprocessor_phytest(module_id_t module_id,
const
int
bwpSize
=
dl_bwp
->
BWPSize
;
const
int
bwpSize
=
dl_bwp
->
BWPSize
;
const
int
BWPStart
=
dl_bwp
->
BWPStart
;
const
int
BWPStart
=
dl_bwp
->
BWPStart
;
int
rbStart
=
0
;
int
rbSize
=
0
;
if
(
target_dl_bw
>
bwpSize
)
if
(
target_dl_bw
>
bwpSize
)
target_dl_bw
=
bwpSize
;
target_dl_bw
=
bwpSize
;
uint16_t
*
vrb_map
=
RC
.
nrmac
[
module_id
]
->
common_channels
[
CC_id
].
vrb_map
;
uint16_t
*
vrb_map
=
RC
.
nrmac
[
module_id
]
->
common_channels
[
CC_id
].
vrb_map
;
/* loop ensures that we allocate exactly target_dl_bw, or return */
while
(
true
)
{
/* allocate up to the target_dl_bw */
/* advance to first free RB */
/* advance to first free RB */
while
(
rbStart
<
bwpSize
&&
int
rbStart
=
(
bwpSize
-
target_dl_bw
)
/
2
;
(
vrb_map
[
rbStart
+
BWPStart
]
&
SL_to_bitmap
(
tda_info
.
startSymbolIndex
,
tda_info
.
nrOfSymbols
)))
while
(
rbStart
<
(
bwpSize
+
target_dl_bw
)
/
2
&&
vrb_map
[
rbStart
+
BWPStart
])
rbStart
++
;
rbStart
++
;
rbSize
=
1
;
/* iterate until we are at target_dl_bw or no available RBs */
/* iterate until we are at target_dl_bw or no available RBs */
while
(
rbStart
+
rbSize
<
bwpSize
&&
int
rbSize
=
0
;
!
(
vrb_map
[
rbStart
+
rbSize
+
BWPStart
]
&
SL_to_bitmap
(
tda_info
.
startSymbolIndex
,
tda_info
.
nrOfSymbols
))
&&
while
(
rbStart
+
rbSize
<
(
bwpSize
+
target_dl_bw
)
/
2
&&
!
vrb_map
[
rbStart
+
rbSize
+
BWPStart
])
rbSize
<
target_dl_bw
)
rbSize
++
;
rbSize
++
;
/* found target_dl_bw? */
/* found no free RBs? */
if
(
rbSize
==
target_dl_bw
)
if
(
rbSize
==
0
)
break
;
return
;
/* at end and below target_dl_bw? */
if
(
rbStart
+
rbSize
>=
bwpSize
)
return
;
rbStart
+=
rbSize
;
}
sched_ctrl
->
num_total_bytes
=
0
;
sched_ctrl
->
num_total_bytes
=
0
;
sched_ctrl
->
dl_lc_num
=
1
;
sched_ctrl
->
dl_lc_num
=
1
;
...
@@ -381,31 +374,36 @@ bool nr_ul_preprocessor_phytest(module_id_t module_id, frame_t frame, sub_frame_
...
@@ -381,31 +374,36 @@ bool nr_ul_preprocessor_phytest(module_id_t module_id, frame_t frame, sub_frame_
if
(
!
is_xlsch_in_slot
(
ulsch_slot_bitmap
,
sched_slot
))
if
(
!
is_xlsch_in_slot
(
ulsch_slot_bitmap
,
sched_slot
))
return
false
;
return
false
;
uint16_t
rbStart
=
0
;
uint16_t
rbSize
;
const
int
bw
=
ul_bwp
->
BWPSize
;
const
int
bw
=
ul_bwp
->
BWPSize
;
const
int
BWPStart
=
ul_bwp
->
BWPStart
;
const
int
BWPStart
=
ul_bwp
->
BWPStart
;
if
(
target_ul_bw
>
bw
)
if
(
target_ul_bw
>
bw
)
rbSize
=
bw
;
target_ul_bw
=
bw
;
else
rbSize
=
target_ul_bw
;
if
(
target_ul_bw
==
0
)
return
false
;
NR_tda_info_t
tda_info
=
nr_get_pusch_tda_info
(
ul_bwp
,
tda
);
NR_tda_info_t
tda_info
=
nr_get_pusch_tda_info
(
ul_bwp
,
tda
);
sched_ctrl
->
sched_pusch
.
tda_info
=
tda_info
;
sched_ctrl
->
sched_pusch
.
tda_info
=
tda_info
;
uint16_t
*
vrb_map_UL
=
RC
.
nrmac
[
module_id
]
->
common_channels
[
CC_id
].
vrb_map_UL
[
sched_frame
%
MAX_NUM_UL_SCHED_FRAME
][
sched_slot
];
uint16_t
*
vrb_map_UL
=
RC
.
nrmac
[
module_id
]
->
common_channels
[
CC_id
].
vrb_map_UL
[
sched_frame
%
MAX_NUM_UL_SCHED_FRAME
][
sched_slot
];
for
(
int
i
=
rbStart
;
i
<
rbStart
+
rbSize
;
++
i
)
{
const
uint16_t
symb
=
SL_to_bitmap
(
tda_info
.
startSymbolIndex
,
tda_info
.
nrOfSymbols
);
if
((
vrb_map_UL
[
i
+
BWPStart
]
&
SL_to_bitmap
(
tda_info
.
startSymbolIndex
,
tda_info
.
nrOfSymbols
))
!=
0
)
{
LOG_E
(
MAC
,
uint16_t
rbStart
=
(
bw
-
target_ul_bw
)
/
2
;
"%s(): %4d.%2d RB %d is already reserved, cannot schedule UE
\n
"
,
uint16_t
rbSize
=
0
;
__func__
,
while
(
rbStart
+
rbSize
<
(
bw
+
target_ul_bw
)
/
2
)
{
frame
,
if
((
vrb_map_UL
[
rbStart
+
rbSize
+
BWPStart
]
&
symb
)
!=
0
)
slot
,
break
;
i
);
rbSize
++
;
return
false
;
}
}
if
(
rbSize
==
0
)
{
LOG_E
(
MAC
,
"%s(): %4d.%2d all RBs already reserved, cannot schedule UE
\n
"
,
__func__
,
frame
,
slot
);
return
false
;
}
}
sched_ctrl
->
sched_pusch
.
slot
=
sched_slot
;
sched_ctrl
->
sched_pusch
.
slot
=
sched_slot
;
...
@@ -482,6 +480,6 @@ bool nr_ul_preprocessor_phytest(module_id_t module_id, frame_t frame, sub_frame_
...
@@ -482,6 +480,6 @@ bool nr_ul_preprocessor_phytest(module_id_t module_id, frame_t frame, sub_frame_
sched_ctrl
->
aggregation_level
);
sched_ctrl
->
aggregation_level
);
for
(
int
rb
=
rbStart
;
rb
<
rbStart
+
rbSize
;
rb
++
)
for
(
int
rb
=
rbStart
;
rb
<
rbStart
+
rbSize
;
rb
++
)
vrb_map_UL
[
rb
+
BWPStart
]
|=
SL_to_bitmap
(
tda_info
.
startSymbolIndex
,
tda_info
.
nrOfSymbols
)
;
vrb_map_UL
[
rb
+
BWPStart
]
|=
symb
;
return
true
;
return
true
;
}
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment