Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
spbro
OpenXG-RAN
Commits
7546b8ca
Commit
7546b8ca
authored
Jun 06, 2022
by
francescomani
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fix dlsim compilation
parent
0b55910c
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
openair1/SIMULATION/NR_PHY/dlsim.c
openair1/SIMULATION/NR_PHY/dlsim.c
+2
-2
No files found.
openair1/SIMULATION/NR_PHY/dlsim.c
View file @
7546b8ca
...
@@ -282,7 +282,7 @@ void nr_dlsim_preprocessor(module_id_t module_id,
...
@@ -282,7 +282,7 @@ void nr_dlsim_preprocessor(module_id_t module_id,
sched_ctrl
->
search_space
,
4
);
sched_ctrl
->
search_space
,
4
);
sched_ctrl
->
coreset
=
get_coreset
(
RC
.
nrmac
[
module_id
],
scc
,
sched_ctrl
->
active_bwp
->
bwp_Dedicated
,
sched_ctrl
->
search_space
,
target_ss
);
sched_ctrl
->
coreset
=
get_coreset
(
RC
.
nrmac
[
module_id
],
scc
,
sched_ctrl
->
active_bwp
->
bwp_Dedicated
,
sched_ctrl
->
search_space
,
target_ss
);
uint32_t
Y
=
get_Y
(
sched_ctrl
->
search_space
,
slot
,
UE_info
->
rnti
[
0
]
);
uint32_t
Y
=
get_Y
(
sched_ctrl
->
search_space
,
slot
,
UE_info
->
rnti
);
int
CCEIndex
=
find_pdcch_candidate
(
RC
.
nrmac
[
module_id
],
int
CCEIndex
=
find_pdcch_candidate
(
RC
.
nrmac
[
module_id
],
/* CC_id = */
0
,
/* CC_id = */
0
,
sched_ctrl
->
aggregation_level
,
sched_ctrl
->
aggregation_level
,
...
@@ -290,7 +290,7 @@ void nr_dlsim_preprocessor(module_id_t module_id,
...
@@ -290,7 +290,7 @@ void nr_dlsim_preprocessor(module_id_t module_id,
&
sched_ctrl
->
sched_pdcch
,
&
sched_ctrl
->
sched_pdcch
,
sched_ctrl
->
coreset
,
sched_ctrl
->
coreset
,
Y
);
Y
);
AssertFatal
(
CCEIndex
>=
0
,
"%4d.%2d could not find CCE for DL DCI UE %d/RNTI %04x
\n
"
,
frame
,
slot
,
0
,
UE_info
->
rnti
[
0
]
);
AssertFatal
(
CCEIndex
>=
0
,
"%4d.%2d could not find CCE for DL DCI UE %d/RNTI %04x
\n
"
,
frame
,
slot
,
0
,
UE_info
->
rnti
);
sched_ctrl
->
cce_index
=
CCEIndex
;
sched_ctrl
->
cce_index
=
CCEIndex
;
NR_pdsch_semi_static_t
*
ps
=
&
sched_ctrl
->
pdsch_semi_static
;
NR_pdsch_semi_static_t
*
ps
=
&
sched_ctrl
->
pdsch_semi_static
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment