An error occurred fetching the project authors.
- 10 Jun, 2024 2 commits
-
-
Laurent THOMAS authored
-
Laurent THOMAS authored
-
- 07 Jun, 2024 2 commits
-
-
Laurent THOMAS authored
-
Laurent THOMAS authored
set correct type on many variables, fix a lot of dangerous cast, remove global vars that are likely race conditions in QPSK
-
- 22 May, 2024 1 commit
-
-
Laurent THOMAS authored
Correctly compute the offset of data to unscramble in PUSCH processing at the gNB. Rename variables to make them easier to spot (instead of "s"), and remove a global variable. Closes: #734
-
- 26 Mar, 2024 1 commit
-
-
francescomani authored
use layer number and not dmrs port number to index pusch channel estimates (plus some code improvement)
-
- 07 Mar, 2024 1 commit
-
-
mir authored
-
- 12 Feb, 2024 1 commit
-
-
Raymond Knopp authored
This commit introduces a separate thread (l1_tx_thread) that processes gNB DL/TX slots. It receives a message from the ru_thread when a new slot started, and starts processing. The DL part of the scheduler is run in the l1_tx_thread. Therefore, only call UL indication (for scheduler) in UL slots. The UL indication previously triggered the DL scheduler -- hence, it had to be called in every slot. Now, since the DL scheduler is moved into the DL thread, we don't have to call the scheduler in every slot anymore. The reorder thread is removed, as reordering with this scheme is not necessary anymore. The main advantage of this version is that the TX can be scheduled earlier (sl_ahead). Further, there can no longer be race conditions in the TX path, since the scheduler/L2, TX L1 processing and the RU tx function are all execute in the same thread (L1_tX_thread). Also, the scheduler prepares PRACH/PUSCH/PUCCH FAPI PDUs. As of this commit, the scheduler runs in the TX processing chain, whereas these PDUs are destined for RX processing. Thus, too avoid data races, instead of triggering the RX processing at the same time as TX processing in the RU thread, this commit changes the code to trigger RX processing after the scheduler has been run in TX processing to avoid data races. Finally, we synchronize RU and L1 threads. This is important for rfsimulator, since unlike most radios, rfsimulator can run slower or faster, depending on I/O and CPU (it does not have a stable "tick"). Co-authored-by:
kiran <saikiran@iitj.ac.in>
-
- 03 Nov, 2023 1 commit
-
-
francescomani authored
-
- 06 Oct, 2023 1 commit
-
-
Quency Lin authored
-
- 25 Sep, 2023 13 commits
-
-
Tsung Yu Chan authored
- simplify the buffer alignment - add the comment for llr - clean unused variable
-
Tsung Yu Chan authored
-
Tsung Yu Chan authored
- avoid the nr_freq_equalization when qpsk - do the stop_meas when use the lepc offload
-
Tsung-Yu Chan authored
-
Tsung-Yu Chan authored
- fix the unscrambling runtime error - avoid to many variables pass by function
-
Tsung-Yu Chan authored
-
Tsung-Yu Chan authored
-
Tsung-Yu Chan authored
init the PUSCH symbols per thread to avoid for stucking
-
Tsung-Yu Chan authored
- init the variable for simde_m256i avoid error in ubuntu
-
Tsung-Yu Chan authored
-
Tsung-Yu Chan authored
- merge the inner_rx - rewrite the ulsch channel compensation
-
Tsung-Yu Chan authored
- avoid the finction duplication - add the transform predoding to the nr_rx_pusch_tp - add the MMSE for 2 layer which modulation greater than 16 qam - can support to 256 qam for 1 layer and 2 layer
-
Tsung-Yu Chan authored
-
- 13 Sep, 2023 1 commit
-
-
Raymond Knopp authored
Testing on Neoverse N1 (Ampere 3GHz). Tested only on a subset of phy-simulators. - Changes: - use SIMDE consistently - adaptations of LDPC decoder generator for ARMv8 performance - SIMDe modifications of Intel CRC to allow for aarch64 build. optimizations for 128-bit to improve performance of LDPC encode/decode on aarch64 (Neoverse 1) - added BG2 files for 128-bit ldpc encoder (aarch64) - testing on Xeon - testing on x86 - minor changes to build/run on x86 - change in crc.h after returning to aarch64 - removed some warning in ldpc decoder generator for x86_64 - char - Delete irrelevant constants - Correctly declare variables - Define stdbool for all architectures - Remove definition of _MM_SHUFFLE and use SIMDE_MM_SHUFFLE - Remove commented code - Fix CMakeLists.txt - Include SIMDE avx2 functions in tools_defs.h
-
- 25 Jul, 2023 2 commits
-
-
Sakthivel Velumani authored
-
Sakthivel Velumani authored
-
- 26 Jun, 2023 4 commits
-
-
Roberto Louro Magueta authored
-
Roberto Louro Magueta authored
-
Roberto Louro Magueta authored
-
Roberto Louro Magueta authored
-
- 01 Jun, 2023 1 commit
-
-
Vijay Chadachan authored
Fix for following CPPCheck warnings - invalidPrintfArgType Rebased with latest develop branch w21. Reverted modifications unrelated to printf issues.
-
- 19 Apr, 2023 2 commits
- 17 Apr, 2023 2 commits
-
-
Roberto Louro Magueta authored
-
Raymond Knopp authored
-
- 10 Apr, 2023 2 commits
-
-
Roberto Louro Magueta authored
-
Roberto Louro Magueta authored
-
- 27 Mar, 2023 3 commits
-
-
francescomani authored
-
francescomani authored
-
francescomani authored
-