- 08 Apr, 2024 6 commits
-
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
Prior to this commit, it might happen that the gNB used TDA 0 (Start 0 len 13) for mixed slot, in which case the UE could not send msg3 (because a mixed slot has less than 13 symbols).
-
Robert Schmidt authored
-
Robert Schmidt authored
-
- 05 Apr, 2024 6 commits
-
-
Laurent THOMAS authored
-
Jaroslava Fiedlerova authored
- docker on CI machine avra was updated to version 26.0.0, which reports parameter "version" as obsolete - this additional log causes fail of the container undeployment to stage
-
Laurent authored
: error: '<unknown>' may be used uninitialized [-Werror=maybe-uninitialized] 180 | reverse_bits_u8(tmp, N/8, D2);
-
Jaroslava Fiedlerova authored
-
Jaroslava Fiedlerova authored
-
Robert Schmidt authored
Closes: #775
-
- 04 Apr, 2024 25 commits
-
-
Robert Schmidt authored
We observe these asserts while running concurrent UL traffic on many UEs: Assertion (crc->rnti == rx->rnti) failed! In handle_nr_ulsch() ../../../openair2/NR_PHY_INTERFACE/NR_IF_Module.c:193 mis-match between CRC RNTI 7221 and RX RNTI 35cf CRC and RX indication need to be pairwise for one UE, when here we have each for different UE. However, investigation seemed to indicate that both arrays for CRC and RX indication contained only one PDU; it seemed the RNTI changed while writing the CRC/RX.indication messages in nr_fill_indication(). In this patch, we change the logic to mark a ULSCH free AFTER calling nr_fill_indication(). It is difficult to say if this makes the assertion disappear, but preliminary tests did not exhibit the same failure states. Closes #773
-
Robert Schmidt authored
- It is only a couple of bytes - It hid a bug: if two preambles, L1_nr_prach_procedures() overwrote the preamble of the first with the second one
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
if we reduce, we will never do all rach indications. Go one-by-one instead.
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
Move decision of Msg2 allocation time instant from instance we receive RA indication (only containing preamble time information) to actual RA scheduler (containing current DL slot time). This has the advantage: - if Msg2 cannot be sent, we might try in a later slot - no timing-based problems were a RACH.indication FAPI message might come late, we calculate a Msg2 frame/slot, but this instant has already passed in the DL scheduler - no assumption about slot_ahead (an L1 constant) The previous code calculated and verified an SSB index; I am not sure this code is correct or used. I leave the function ssb_index_from_prach() (hence the gcc attribute), but remove any checks. Similarly, the beam association list might be wrong. I deleted the corresponding code.
-
Robert Schmidt authored
- the preamble is needed to detect when we are outside of the RA window, so store it - store the rest of Msg1 variables together in struct
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
- create function to find free RA process - reorganize function to put Msg1 related processing first, Msg2 second
-
Robert Schmidt authored
-
Robert Schmidt authored
Before this commit, there was data that was not initialized, resulting in Msg2 remaining unscheduled.
-
Jaroslava Fiedlerova authored
-
Jaroslava Fiedlerova authored
-
Jaroslava Fiedlerova authored
-
Jaroslava Fiedlerova authored
-
Raphael Defosseux authored
Signed-off-by: Raphael Defosseux <raphael.defosseux@eurecom.fr>
-
Laurent THOMAS authored
Add an API to allow out-of-order writes to a radio interface, unlike the current interface. this function is called in UE in this commit, even if the tx might still be in order. Later, i plan to improve UE pulti-threading, that will lead to out of order tx. also, the gNB will benefit of this new function to replace several specific pieces of code that reorder tx with over complex and slow systems
-
- 03 Apr, 2024 3 commits
-
-
Laurent THOMAS authored
-
Laurent THOMAS authored
-
Laurent THOMAS authored
-