- 09 Oct, 2023 1 commit
-
-
Raymond Knopp authored
-
- 05 Oct, 2023 1 commit
-
-
Raymond Knopp authored
-
- 02 Oct, 2023 1 commit
-
-
Raymond Knopp authored
fixed issue with demux of SCI1/SCI2/SLSCH in SLSCH receiver. Added skeleton for MAC parsing on RX for SL.
-
- 28 Sep, 2023 1 commit
-
-
Raymond Knopp authored
-
- 18 Sep, 2023 3 commits
-
-
Raymond Knopp authored
-
Raymond Knopp authored
-
Raymond Knopp authored
-
- 07 Sep, 2023 1 commit
-
-
Raymond Knopp authored
-
- 25 Aug, 2023 1 commit
-
-
Raymond Knopp authored
-
- 24 Aug, 2023 1 commit
-
-
Raymond Knopp authored
-
- 21 Aug, 2023 2 commits
-
-
Raymond Knopp authored
-
Raymond Knopp authored
-
- 19 Aug, 2023 1 commit
-
-
Raymond Knopp authored
-
- 03 Aug, 2023 6 commits
-
-
Raymond Knopp authored
-
Raymond Knopp authored
-
-
Raghavendra Dinavahi authored
- PSBCH LLR, PSBCH IQ, PSBCH RSRP, CIR added in scope. - use --dqt or --d option to enable scope on the RX UE - -d option does not show RSRP
-
Raymond Knopp authored
Conflicts: CMakeLists.txt
-
Raymond Knopp authored
-
- 02 Aug, 2023 5 commits
-
-
Raghavendra Dinavahi authored
- UE1 is a SYNC REFERENCE UE - TX PSBCH started using command - sudo RFSIMULATOR=server ./nr-uesoftmodem --rfsim --phy-test --sl-mode 2 --sync-ref - UE2 syncs onto UE1 - RX PSBCH and continues to receive PSBCH started using command - sudo ./nr-uesoftmodem --rfsim --phy-test --sl-mode 2 - In the default use case 2 Sidelink SSBs sent over 16 frames.
-
Raghavendra Dinavahi authored
-
Raghavendra Dinavahi authored
- Phy config update and Sidelink frame parameters initialisation - PSBCH scheduler to trigger TX PSBCH/RX PSBCH actions - Sidelink indication with rx ind to trigger send SL-MIB to MAC
-
Raghavendra Dinavahi authored
- Phy configuration will be prepared by MAC - Sidelink preconfiguration parameters passed from RRC->MAC - Only 1 SSB TA allocation used - psbch payload prepared by MAC after receiving the tx slss req
-
Raghavendra Dinavahi authored
- RX/TX Phy processing accg to 38.211, 38.212 Rel16 - Rate matching fix from Ralf to address 1782 bits - do not try to group the last bits, process them manually - PSBCH simulator used to validate TX/RX phy processing
-
- 31 Jul, 2023 3 commits
-
-
Robert Schmidt authored
integration_2023_w30 See merge request oai/openairinterface5g!2272 * !2233 Draft: CI: test of SC-FDMA with Quectel UE * !2256 fix typo in nr_slot_fep_init_sync() * !2262 NR RRC: send "init context setup resp" after receiving reconfig from ue * !2198 fr2: GPIO configuration for Interdigital Radio Unit * !2222 NR Sidelink Pre-Configuration * !2235 improve handling of default SIBs * !2246 NR UE SIB1 detection outside of initial synchronization * !2243 Resolve "Wrong name in the logs for ASN1" * !2224 Ci attach detach * !2270 bugfix: put constants in correct file * demote PRS config "error" to info * switch CI license check and cppcheck to new SSH class
-
Robert Schmidt authored
PRS is not fully supported (NRPP missing, from my understanding), so not that many people will use it. On the other hand, these error messages confuse people. So put it to info.
-
Jaroslava Fiedlerova authored
-
- 29 Jul, 2023 7 commits
-
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
Robert Schmidt authored
-
- 28 Jul, 2023 6 commits
-
-
Dhanuja Elizabeth Thomas authored
-
Imad Al Samman authored
For FR2 and including analog beamforming, we control the beams via GPIO on radio units. In this commit, introduce a configuration option to switch the GPIO control for different devices: "generic" is the current GPIO control, "interdigital" configures the GPIO configuration to be used with an InterDigital device.
-
Cedric Roux authored
-
Alireza Mohammadi authored
There is a conflict with some E2AP definitions that put ASN as a preprocessor definition. To avoid this conflict, and since ASN1 is more descriptive than ASN, we change the logging mechanism name from ASN to ASN1.
-
Robert Schmidt authored
-
Robert Schmidt authored
-